Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

fix broken image links #166

Merged
merged 1 commit into from
Jan 19, 2022
Merged

fix broken image links #166

merged 1 commit into from
Jan 19, 2022

Conversation

allyzhou
Copy link
Collaborator

Fixes #165

update README.md
@allyzhou allyzhou merged commit edcf3cf into Xilinx:2021.2 Jan 19, 2022
vmayoral pushed a commit to vmayoral/Vitis-Tutorials that referenced this pull request Jan 20, 2022
Updated the Vitis Model Composer version of the SingleStream SSR
imrickysu pushed a commit that referenced this pull request Feb 10, 2022
* add new library tutorial to getting started category

* fix broken links

* add "new" emoji to new tutorial

update top-level README
imrickysu pushed a commit that referenced this pull request Nov 3, 2022
update README.md
imrickysu pushed a commit that referenced this pull request Nov 3, 2022
* add new library tutorial to getting started category

* fix broken links

* add "new" emoji to new tutorial

update top-level README
CRTejaswi pushed a commit to CRTejaswi/amd-vitis that referenced this pull request Oct 3, 2023
b748cff Merge pull request Xilinx#172 from dbee/matMultWorkaround
5403577 Workaround for mmult crash
2bd7283 Merge pull request Xilinx#7 from FaaSApps/next
daf4e35 Merge pull request Xilinx#170 from mlechtan/next
825ba21 Update benchmark.rst
0fae79b Merge pull request Xilinx#169 from mlechtan/next
c490ea7 Merge pull request Xilinx#166 from mlechtan/next
b674375 Updating QoR csv files, based on 15/10/2021 QoR run.
6ac4745 Updating docs as per review comments.
ae835fe Merge pull request Xilinx#167 from dbee/dbee-example-removal
dcd477c Change links so that they point to HEAD branch
8a83c5e Merge pull request Xilinx#6 from FaaSApps/next
93fb1cb Delete image7.png
aebeaaf Delete image6.png
e474625 Delete image5.png
3774bd4 Remove
4dc6efc Regenerating Makefiles with generator v2.0.4
ac18277 Merge pull request Xilinx#164 from mlechtan/next
ae2a0a0 Updating docs as per review comments.

Co-authored-by: sdausr <sdausr@xilinx.com>
CRTejaswi pushed a commit to CRTejaswi/amd-vitis that referenced this pull request Oct 3, 2023
e1c3094 Merge pull request Xilinx#173 from tuol/disable_streamingKernel_cases_next
dae2715 rm 3 failed cases
2f0ea3a Merge pull request Xilinx#172 from changg/round2-mks
57aa6e1 round 2 mks
ef63da7 Merge pull request Xilinx#170 from tuol/disable_3_cases
64b1b16 temporally disable 3 cases due to u250 platform change
d416285 Merge pull request Xilinx#168 from tuol/disable_cr_1122543
19bae9e disable gemm 4cu benchmark temporally
bc75992 Merge pull request Xilinx#165 from yuanqian/next
224fd72 Merge pull request Xilinx#166 from tuol/fix_cr1110849
a347adb fix typo
044616c update description for gemm_1CU_gui and gemm_4CU_gui
36789da remove email from Jenkinsfile:https://jira.xilinx.com/browse/CR-1124831
9899738 Merge pull request Xilinx#164 from liyuanz/replace_cflags
b6a65db replace cflags with clflags
3b6b704 Merge pull request Xilinx#163 from tuol/fix_cr_1110849
09d29dc add description for gemm_1CU_gui and gemm_4CU_gui
d8b6309 Merge pull request Xilinx#161 from liyuanz/replace_blacklist
46d9741 replace whiltelist/blacklist to allowlist/blocklist
31a1844 Merge pull request Xilinx#159 from liyuanz/next
793bb77 increase time
dc4bf25 Merge pull request Xilinx#158 from changg/update_mk1
9d95f7a fix makefile
d14a716 Merge pull request Xilinx#156 from changg/update_mk
16ca954 fix makefile
2e07f80 fix json
c076990 Merge pull request Xilinx#157 from liyuanz/replace_targets
1b40cd7 update targes
796fe49 update makefile
f4e4d3a Merge pull request Xilinx#155 from changg/metadata
233c09b draft metadata files
3c67199 Merge pull request Xilinx#154 from changg/aws_support
8c9dd09 aws support
0c8684d change 2021.2_stable_latest to 2022.1_stable_latest

Co-authored-by: sdausr <sdausr@xilinx.com>
CRTejaswi pushed a commit to CRTejaswi/amd-vitis that referenced this pull request Oct 3, 2023
c35483a Merge pull request Xilinx#179 from liyuanz/next
dfc3cd2 fix description.json (Xilinx#180)
7f4febd update mk
53416f6 fix error in allocation pragma (Xilinx#178)
8ef77fa 2022.2 HMAC-SHA384 2in1 and ECDSA NIST P-384 (Xilinx#177)
489a68f add poseidon252 kernel and testcase (Xilinx#174)
bf96fd0 fix typo in tutorial.rst (Xilinx#176)
4e9d830 Merge pull request Xilinx#172 from yuanqian/update_doc_next
386656d fix bug
2ced06d fix description.json, remove vck190 from platform_property (Xilinx#175)
9118e6d missing vitis_hw_build (Xilinx#166)
d22b630 update
bdf2371 Merge pull request Xilinx#173 from liyuanz/next
dd3a1fb add mem
518370f update doc in next branch for porta;
f2b1ce6 Merge pull request Xilinx#171 from liyuanz/next
e4416f7 update mk
e735446 Merge pull request Xilinx#168 from changg/22.2_mks
a9b9570 Merge pull request Xilinx#167 from giorgiob/patch-2
8bd73a7 22.2 mk update
e1df4e8 u2_ platform name update
4715bf5 change 2022.1_stable_latest to 2022.2_stable_latest
c616562 fix typos in tutorial (Xilinx#163)

Co-authored-by: sdausr <sdausr@xilinx.com>
CRTejaswi pushed a commit to CRTejaswi/amd-vitis that referenced this pull request Oct 3, 2023
dec5326 Merge pull request Xilinx#168 from liyuanz/add_mf
bd25480 update
aafb464 Merge pull request Xilinx#167 from RepoOps/rep_8
4cf3aa1 Merge pull request Xilinx#166 from changg/test_wa
01eb223 update mem
ef681d1 Merge pull request Xilinx#165 from changg/test_wa
f84b72e test wa
c2736ba Replace DEVICE with PLATFORM
7569ecd Merge pull request Xilinx#163 from liyuanz/add_freq
66d3b32 add mem

Co-authored-by: sdausr <sdausr@xilinx.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

Missing images of 07-AI-Engine-Floating-Point
1 participant