The driver and header files have not been included in this package since they do not belong to me. I shall upload them once i get the necessary permissions to do so
simulates L1 cache with a victim cache and strided prefetcher. Runs well on SPEC benchmarks
Does not actually have data stored in certain memory addresses. Cache uses LRU replacement policy Victim cache uses FIFO replacement policy