-
Notifications
You must be signed in to change notification settings - Fork 1.5k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Util axis fifo asym #1287
base: main
Are you sure you want to change the base?
Util axis fifo asym #1287
Commits on Sep 10, 2024
-
ad_mem: Added initialization with 0 at startup for simulations
Signed-off-by: Istvan-Zsolt Szekely <istvan.szekely@analog.com>
Configuration menu - View commit details
-
Copy full SHA for 95af252 - Browse repository at this point
Copy the full SHA 95af252View commit details -
util_axis_fifo_asym: Bugfix and update
- Fixed a bug where datapaths with different widths caused data corruption - Added an option to manually restrict certain parameter values based on the datapath widths Signed-off-by: Istvan-Zsolt Szekely <istvan.szekely@analog.com>
Configuration menu - View commit details
-
Copy full SHA for 7ae44d4 - Browse repository at this point
Copy the full SHA 7ae44d4View commit details -
- Added additional perspective option for the address - Updated the IPs that are affected Signed-off-by: Istvan-Zsolt Szekely <istvan.szekely@analog.com>
Configuration menu - View commit details
-
Copy full SHA for f25103b - Browse repository at this point
Copy the full SHA f25103bView commit details -
util_axis_fifo_asym: Updated copyright year
Signed-off-by: Istvan-Zsolt Szekely <istvan.szekely@analog.com>
Configuration menu - View commit details
-
Copy full SHA for cccfb6f - Browse repository at this point
Copy the full SHA cccfb6fView commit details -
- Rounded up the almost empty and full threshold values - Fixed the tlast signal on the master side Signed-off-by: Istvan-Zsolt Szekely <istvan.szekely@analog.com>
Configuration menu - View commit details
-
Copy full SHA for 6e984f2 - Browse repository at this point
Copy the full SHA 6e984f2View commit details -
util_axis_fifo: Fixed tkeep bit width
Signed-off-by: Istvan-Zsolt Szekely <istvan.szekely@analog.com>
Configuration menu - View commit details
-
Copy full SHA for 994e9be - Browse repository at this point
Copy the full SHA 994e9beView commit details -
util_axis_fifo_asym: Fixed a couple of specific cases
Signed-off-by: Istvan-Zsolt Szekely <istvan.szekely@analog.com>
Configuration menu - View commit details
-
Copy full SHA for 70da4bd - Browse repository at this point
Copy the full SHA 70da4bdView commit details
Commits on Sep 26, 2024
-
util_axis_fifo_asym: Master interface functional change
Condition: master data width < slave data width, keep and last are enabled: If there are atomic FIFOs that have all keep bits set to 0, their data is not sent and tlast is generated on the last atomic FIFO transfer that had valid keep bits Atomic transfers that have all keep bits set to 0 are activated, but the valid and the appropriate tlast signal is retained Signed-off-by: Istvan-Zsolt Szekely <istvan.szekely@analog.com>
Configuration menu - View commit details
-
Copy full SHA for 9ac8005 - Browse repository at this point
Copy the full SHA 9ac8005View commit details
Commits on Oct 8, 2024
-
util_axis_fifo_asym: Guideline check fix
Signed-off-by: Istvan-Zsolt Szekely <istvan.szekely@analog.com>
Configuration menu - View commit details
-
Copy full SHA for a8e3c31 - Browse repository at this point
Copy the full SHA a8e3c31View commit details