DDR5 testbed



EEPROM File: EEPROM.kicad\_sch File: sodim.kicad\_sch

File: ddr5.kicad\_sch

open source hardware

Logo N1
antmicro\_logo
N2
Logo oshw\_logo


Antmicro Ltd. www.antmicro.com


Sheet: / File: ddr5-testbed.kicad\_sch


Title: DDR5 testbed

Size: A3 Date: 2024-05-27 KiCad E.D.A. kicad-cli 7.0.10+1

I2C peripherals







spen source hardware spen source

Antmicro Ltd. www.antmicro.com

Sheet: /EEPROM/ File: EEPROM.kicad\_sch

Title: DDR5 testbed


 Size: A3
 Date: 2024-05-27
 Rev: 1.1.2


 KiCad E.D.A. kicad-cli 7.0.10+1
 Id: 2/4

## **SODIMM Connector**

## Note

The pin assignment for that connector matches an experimental research platform available at https://github.com/antmicro/lpddr4-test-board







Antmicro Ltd.
www.antmicro.com


Sheet: /SODIMM/
File: sodim.kicad\_sch

Title: DDR5 testbed

 Size: A3
 Date: 2024-05-27
 Rev: 1.1.

 KiCad E.D.A. kicad-cli 7.0.10+1
 Id: 3/4

## DDR5 DRAM IC





Antmicro Ltd. www.antmicro.com

Sheet: /DDR5/ File: ddr5.kicad\_sch

Title: DDR5 testbed

 Size: A3
 Date: 2024-05-27
 Rev: 1.1.2

 KiCad E.D.A. kicad-cli 7.0.10+1
 Id: 4/4