


DDR5 testbed



EEPROM



File: EEPROM.kicad_sch

SODIMM



File: sodim.kicad_sch

DDR5



File: ddr5.kicad_sch



Logo N1 antmicro_logo
Logo N2 oshw_logo

Antmicro Ltd.
www.antmicro.com


Sheet: /
File: ddr5-testbed.kicad_sch

Title: **DDR5 testbed**

Size: A3 Date: 2024-05-27
KiCad E.D.A. kicad-cli 7.0.10+1

Rev: **1.1.2**
Id: 1/4

I2C peripherals



Antmicro Ltd.
www.antmicro.com

Sheet: /EEPROM/
File: EEPROM.kicad_sch


Title: DDR5 testbed

Size: A3 Date: 2024-05-27
KiCad E.D.A. kicad-cli 7.0.10+1

Rev: 1.1.2
Id: 2/4

SODIMM Connector

Note:
The pin assignment for that connector matches
an experimental research platform available at
<https://github.com/antmicro/lpddr4-test-board>



Antmicro Ltd.
www.antmicro.com


Sheet: /SODIMM/
File: sodim.kicad_sch

Title: **DDR5 testbed**

Size: A3 Date: 2024-05-27
KiCad E.D.A. kicad-cli 7.0.10+1

Rev: **1.1.2**
Id: 3/4

DDR5 DRAM IC



Antmicro Ltd.
www.antmicro.com

Sheet: /DDR5/
File: ddr5.kicad_sch

Title: DDR5 testbed

Size: A3 Date: 2024-05-27
KiCad E.D.A. kicad-cli 7.0.10+1

Rev: 1.1.2
Id: 4/4