

# CprE 381: Computer Organization and Assembly-Level Programming

## Project Part 1 Report

Team Members: \_\_\_\_ Clay Kramper \_\_\_\_\_


\_\_\_\_ Blake Carlson \_\_\_\_\_

\_\_\_\_ Ben Johnson \_\_\_\_\_

Project Teams Group #: \_\_\_\_ 4-3 \_\_\_\_\_

*Refer to the highlighted language in the project 1 instruction for the context of the following questions.*

[Part 1 (d)] Include your final MIPS processor schematic in your lab report.




[Part 2 (a.i)] Create a spreadsheet detailing the list of  $M$  instructions to be supported in your project alongside their binary opcodes and funct fields, if applicable. Create a separate column for each binary bit. Inside this spreadsheet, create a new column for the  $N$  control signals needed by your datapath implementation. The end result should be an  $N \times M$  table where each row corresponds to the output of the control logic module for a given instruction.

Included in zip file

[Part 2 (a.ii)] Implement the control logic module using whatever method and coding style you prefer. Create a testbench to test this module individually, and show that your output matches the expected control signals from problem 1(a).




**[Part 2 (b.ii)]** Draw a schematic for the instruction fetch logic and any other datapath modifications needed for control flow instructions. What additional control signals are needed?







[Part 2 (c.i.4)] Describe how the execution of the different shifting operations corresponds to the Modelsim waveforms in your writeup.



The above screen shot shows tests for SRA by 1 and SRAby 2. Both outputs show the expected result. Additional test cases can be found in the testbench. (22 total for right shifts)



The above screenshot shows tests for SRL by 1 and SRL by 2. Both outputs show the expected result. Further test cases can be found in the testbench.




The above screenshot shows tests for SLL by 1, 2, and by 14. Each output behaves as expected. There are 10 additional test cases in the testbench.

[Part 2 (c.ii.1)] In your writeup, briefly describe your design approach, including any resources you used to choose or implement the design. Include at least one design decision you had to make.


We began our design approach by working from the base schematic in the project documents. As we progressed into the project, we had to decide how to handle the additional instructions. We had to create multiple MUX's to handle inputs of different sizes. In earlier labs we had created a variety of multiplexors that we could use in the project, but our design needed a few more to work properly. Some of the MUX's we implemented are a 5 bit 4 to 1 MUX and a 32 bit 4 to 1 MUX. Another design decision we made was to use a left and right barrel shifter instead of just one. We did this to simplify the debugging process and keep each component as simple as possible for testing purposes.

[Part 2 (c.ii.2)] Describe how the execution of the different operations corresponds to the Modelsim waveforms in your writeup.



This is a screenshot of some of the results for our Left Barrel Shifter. It is working as expected, in this image we are shifting by 14, 31 and 0. Each of the results that we get in this part are exactly what we expected. We did not implement full test benches for the MUX's that we created as they were fairly simple designs.

[Part 2 (c.iii)] Draw a simplified, high-level schematic for the 32-bit ALU. Consider the following questions: how is Overflow calculated? How is Zero calculated? How is `slt` implemented?




Overflow is coming from the output of our adder/subtractor which is the labeled port Cout. The Zero is renamed to BranchO because it is only one when the conditions of the branch are true. This is calculated from our comparator that we built that utilized the output of our subtractor. Slit










This screenshot is the output from lw and sw. The opcode is the same and so is the output for both of them. Both behave as expected.




These tests are for beq, which sets the BranchE output to 1 when the two inputs are equal. Then we test bne, which sets the BranchE output to 1 when the two inputs are not equal. Both behave as expected.

[Part 2 (c.viii)] justify why your test plan is comprehensive. Include waveforms that demonstrate your test programs functioning.


Our test plan is comprehensive because we test every instruction supported by the ALU. The ALU is passing every single test. We also have thorough testing in each component of the ALU, giving us great coverage of the overall component. Screenshots of 1 test for each type of instruction are included above in the solution for part 2.c.v.

[Part 3] In your writeup, show the Modelsim output for each of the following tests, and provide a discussion of result correctness. It may be helpful to also annotate the waveforms directly.

[Part 3 (a)] Create a test application that makes use of every required arithmetic/logical instruction at least once. The application need not perform any particularly useful task, but it should demonstrate the full functionality of the processor (e.g., sequences of many instructions executed sequentially, 1 per cycle while data written into registers can be effectively retrieved and used by later instructions). Name this file Proj1\_base\_test.s.



This shows our expected values for the first instruction of `addi`. This is shown with an ALUOp of 000. This also shows our last instructions terminating as expected with a halt instruction shown by the ALUOp 000.





Edit Execute				Registers Coproc 1 Coproc 0		
Text Segment				Name	Number	Value
Bkpt	Address	Code	Basic			
	0x00400020	0x3421000a	ori \$1,\$1,0x0000000a	\$zero	0	0x00000000
	0x00400024	0x01614023	subu \$8,\$11,\$1	\$at	1	0x0000000a
	0x00400028	0x01406027	nor \$12,\$10,\$0	\$v0	2	0x00000000
	0x0040002c	0x01896827	nor \$13,\$12,\$9	\$v1	3	0x00000000
	0x00400030	0x018b6826	xor \$13,\$12,\$11	\$a0	4	0x00000000
	0x00400034	0x396b0035	xori \$11,\$11,0x0000...	\$a1	5	0x00000000
	0x00400038	0x356b0046	ori \$11,\$11,0x00000046	\$a2	6	0x00000000
	0x0040003c	0x3529000a	ori \$9,\$9,0x0000000a	\$a3	7	0x00000000
	0x00400040	0x0169702a	slt \$14,\$11,\$9	\$t0	8	0x7f7f7f7f
	0x00400044	0x280a0001	slti \$10,\$0,0x00000001	\$t1	9	0x00000001
	0x00400048	0x000a5080	sll \$10,\$10,0x00000002	\$t2	10	0x00000004
	0x0040004c	0x000a5882	srl \$11,\$10,0x00000002	\$t3	11	0x00000001
	0x00400050	0x000a5883	sra \$11,\$10,0x00000002	\$t4	12	0xffffffffe
	0x00400054	0x01294822	sub \$9,\$9,\$9	\$temporary (not preserved across call)		
	0x00400058	0x20090001	addi \$9,\$0,0x00000001	\$t6	14	0x00000000
	0x0040005c	0x112a0001	beq \$9,\$10,0x00000001	\$t7	15	0x00000000
	0x00400060	0x21290001	addi \$9,\$9,0x00000001	\$s0	16	0x00000000
	0x00400064	0x15200001	bne \$9,\$0,0x00000001	\$s1	17	0x00000000
	0x00400068	0x21290001	addi \$9,\$9,0x00000001	\$s2	18	0x00000000
	0x0040006c	0x0c100021	jal 0x00400084	\$s3	19	0x00000000
	0x00400070	0x0810001e	j 0x00400078	\$s4	20	0x00000000
	0x00400074	0x2129000a	addi \$9,\$9,0x0000000a	\$s5	21	0x00000000
	0x00400078	0x7c7f4092	repl.qb \$8,0x0000007f	\$s6	22	0x00000000
	0x0040007c	0x016a480b	movn \$9,\$11,\$10	\$s7	23	0x00000000
	0x00400080	0x50000000	halt	\$t8	24	0x00000000
	0x00400084	0x03e00008	jr \$31	\$t9	25	0x00000000
				\$k0	26	0x00000000
				\$k1	27	0x00000000
				\$gp	28	0x10008000
				\$sp	29	0x7ffffc
				\$fp	30	0x00000000
				\$ra	31	0x00400070
				pc		0x00400084
				hi		0x00000000
				lo		0x00000000
Data Segment						
Address	Value (+0)	Value (+4)	Va			
0x10010000	0x00000000	0x00000000				
0x10010020	0x00000000	0x00000000				
0x10010040	0x00000000	0x00000000				
0x10010060	0x00000000	0x00000000				


This is our expected output observed in mars

Output of CF

[Part 3 (b)] Create and test an application which uses each of the required control-flow instructions and has a call depth of at least 5 (i.e., the number of activation records on the stack is at least 4). Name this file Proj1\_cf\_test.s.







This is the waveform output of Bubblesort. The file is included with our submission. At the end of the file, you can see the OPCODE of 000 for the halt instruction to stop the program. In the MARS output below, you can see the status of each register at the end of the program running.

/home/bj27/Desktop/synth/project-1/cpre381-toolflow/proj/mips/Proj1\_bubblesort.s - MARS 4.5

File Edit Run Settings Tools Help

Run speed at max (no interaction)

Text Segment					
Bkpt	Address	Code	Basic		Source
	0x00400018	0xaf50004	sw \$5, 0x00000004(\$29)	14:	sw \$a1, 4(\$sp)
	0x0040001c	0x20090007	addi \$9, \$0, 0x00000007	15:	addi \$t1, \$zero, 7
	0x00400020	0xac890009	sw \$9, 0x00000000(\$f4)	16:	sw \$t1, 0(\$a0)
	0x00400024	0x20090006	addi \$9, \$0, 0x00000006	17:	addi \$t1, \$zero, 6
	0x00400028	0xac890004	sw \$9, 0x00000004(\$f4)	18:	sw \$t1, 4(\$a0)
	0x0040002c	0x20090004	addi \$9, \$0, 0x00000004	19:	addi \$t1, \$zero, 4
	0x00400030	0xac890008	sw \$9, 0x00000008(\$f4)	20:	sw \$t1, 8(\$a0)
	0x00400034	0x20090002	addi \$9, \$0, 0x00000002	21:	addi \$t1, \$zero, 2
	0x00400038	0xac89000c	sw \$9, 0x0000000c(\$f4)	22:	sw \$t1, 12(\$a0)
	0x0040003c	0x20090001	addi \$9, \$0, 0x00000001	23:	addi \$t1, \$zero, 1
	0x00400040	0xac890018	sw \$9, 0x00000018(\$f4)	24:	sw \$t1, 16(\$a0)
	0x00400044	0x20090000	addi \$9, \$0, 0x00000000	25:	addi \$t1, \$zero, 0
	0x00400048	0x2b800008	addi \$24, \$29, 0x00000008	27:	addi \$t8, \$sp, 8 #ptr: original pointer to a[]
	0x0040004c	0x200f0000	addi \$15, \$0, 0x00000000	28:	addi \$t7, \$zero, 0 #bool: swapped
	0x00400050	0x200e0004	addi \$14, \$0, 0x00000004	29:	addi \$t6, \$zero, 4 #int: i
	0x00400054	0x01c5c82a	sllt \$25, \$14, \$5	32:	sllt \$t9, \$t6, \$a1
	0x00400058	0x20010001	addi \$1, \$0, 0x00000001	33:	bne \$t9, 1, isswapped
	0x0040005c	0x1439000c	bne \$1, \$25, 0x0000000c		
	0x00400060	0x8f090009	lw \$8, 0x00000000(\$24)	34:	lw \$t0, 0(\$t8) #load a = a[i]
	0x00400064	0x8f090004	lw \$9, 0x00000004(\$24)	35:	lw \$t1, 4(\$t8) #load b = a[i+1]
	0x00400068	0x0128502a	sllt \$10, \$9, \$8	36:	sllt \$t2, \$t1, \$t0 #if a[i+1] < a[i]
	0x0040006c	0x20010001	addi \$1, \$0, 0x00000001	37:	bne \$t2, 1, preloop #if a[i+1] > a[i], go to else
	0x00400070	0x142a0004	bne \$1, \$10, 0x00000004		
	0x00400074	0xaf090000	sw \$9, 0x00000000(\$24)	38:	sw \$t1, 0(\$t8) #a[i] = a[i+1]
	0x00400078	0xaf090004	sw \$8, 0x00000004(\$24)	39:	sw \$t0, 4(\$t8) #a[i+1] = a[i]
	0x0040007c	0x200f0001	addi \$15, \$0, 0x00000001	40:	addi \$t7, \$zero, 1 #set swapped to true

Data Segment					
Address	Value (+0)	Value (+4)	Value (+8)	Value (+c)	Value
0x10010000	0x00000005	0x00000004	0x00000003	0x00000002	
0x10010004	0x00000000	0x00000000	0x00000000	0x00000000	
0x10010008	0x00000000	0x00000000	0x00000000	0x00000000	
0x1001000c	0x00000000	0x00000000	0x00000000	0x00000000	
0x10010010	0x00000000	0x00000000	0x00000000	0x00000000	
0x10010014	0x00000000	0x00000000	0x00000000	0x00000000	
0x10010018	0x00000000	0x00000000	0x00000000	0x00000000	
0x1001001c	0x00000000	0x00000000	0x00000000	0x00000000	

Registers		
Name	Number	Value
\$zero	0	0x00000000
\$at	1	0x00000001
\$v0	2	0x00000000
\$v1	3	0x00000000
\$a0	4	0x10010ff8
\$a1	5	0x00000014
\$a2	6	0x00000008
\$a3	7	0x00000000
\$t0	8	0x00000001
\$t1	9	0x00000002
\$t2	10	0x00000004
\$t3	11	0x00000006
\$t4	12	0x00000007
\$t5	13	0x00000000
\$t6	14	0x00000014
\$t7	15	0x00000000
\$t8	16	0x00000000
\$t9	17	0x00000000
\$s2	18	0x00000000
\$s3	19	0x00000000
\$s4	20	0x00000000
\$s5	21	0x00000000
\$s6	22	0x00000000
\$s7	23	0x00000000
\$t8	24	0x10010ff8
\$t9	25	0x00000000
\$k0	26	0x00000000
\$k1	27	0x00000000
\$gp	28	0x10008000
\$sp	29	0x10010ff0
\$fp	30	0x00000000
\$ra	31	0x00000000
pc		0x0040007c
hi		0x00000000
lo		0x00000000

[Part 4] report the maximum frequency your processor can run at and determine what your critical path is. Draw this critical path on top of your top-level schematics. What components would you focus on to improve the frequency?

