A Verilog implementation of a UART RS232 specification run and tested on a Xilinx Nexys A7 (then known as the Nexys4 DDR, with a Chip Specification documentation
-
Notifications
You must be signed in to change notification settings - Fork 0
bryanl1/FPGA-UART
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
A Verilog implementation of a UART RS232 specification run and tested on a Xilinx Nexys A7
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published