

irr::core::SIMD\_32bitSwizzleAble< vectorSIMDf, \_\_m128 >



irr::core::vectorSIMDf



irr::core::quaternion