```
irr::core::SIMD 32bitSwizzleAble< vectorSIMDf, m128 >
      irr::core::vectorSIMDf
       irr::core::quaternion
```