

# Assignment Project Exam Help Introduction to CPU Design

CS 154: Computer Architecture
WeChatiecorel\*101CS
Winter 2020

Ziad Matni, Ph.D.

Dept. of Computer Science, UCSB

#### Administrative

Exam on Wednesday, 2/12

- No new lab this week https://tutorcs.com
  - Lab #5 is dueworchaursdawr2/13 (by 11:59 PM)

# Midterm Exam (Wed. 2/12)

#### What's on It?

- Everything we've done so far from start to Monday, 2/10
- NO CPU DESIGN MATERIAL IN EXAM!

#### Assignment Project Exam Help

#### What Should I Bring?

- Your pencil(s), eraser, white eichteres compage)
- You can bring 1 sheet of hand-written notes (turn it in with exam). 2 sides ok. WeChat: cstutorcs

#### What Else Should I Do?

- <u>IMPORTANT</u>: Come to the classroom 5-10 minutes EARLY
- If you are late, I may not let you take the exam
- **IMPORTANT**: Use the bathroom before the exam once inside, you cannot leave
- Random seat assignments
- Bring your UCSB ID

#### Lecture Outline

Some examples using F-P Instructions

Assignment Project Exam Help

https://tutorcs.com

- Intro to CPU Design Chat: cstutorcs
  - Understanding the Fetch-Execute Cycle in the Hardware

## MIPS FP Instructions

	Single-Precision	Double-Precision
Addition	add.s	add.d
Subtraction Assignment	negti Broject Exam	Help.d
Multiplication http	s:Multorcs.com	mul.d
Division	div.s <del>Chat: estutores</del>	div.d
Comparisons	C.XX.S	c.xx.d
Where xx can be	eq, neq, lt, gt,	le, ge
Example: c.eq.s		
Load	lwc1	lwd1
Store	swc1	swd1

Also, F-P branch, true (bc1t) and branch, false (bc1f)

#### MIPS FP Instructions

 Programs generally don't do integer ops on FP data, or vice versa

- FP instructions operate only on FP registers
  - There are 32 FP registers separate from the "regular" CPU registers
     WeChat: cstutorcs
- More registers with minimal code-size impact

# The Floating Point Registers

- MIPS has 32 separate registers for floating point:
  - **\$f0**, **\$f1**, etc...

## Assignment Project Exam Help

- Paired for double-precision
  - \$f0/\$f1, \$f2/\$f3, etc...

#### WeChat: cstutorcs


• Example MIPS assembly code:

```
lwc1 $f4, 0($sp)  # Load 32b F.P. number into F4
lwc1 $f6, 4($sp)  # Load 32b F.P. number into F6
add.s $f2, $f4, $f6  # F2 = F4 + F6 single precision
swc1 $f2, 8($sp)  # Store 32b F.P. number from F2
```


## Example Code

jr \$ra

```
C++ code:
   float f2c (float fahr) {
      return ((5.0/9.0)*(fahr - 32.0));}
              Assignment Project Exam Help
Assume:
fahr in $f12, result in $f0pqqpstantsintslebel memory space (i.e. defined in .data)
Compiled MIPS code: WeChat: cstutorcs
   f2c: lwc1 $f16, const5
        lwc1 $f18, const9
        div.s $f16, $f16, $f18
        lwc1 $f18, const32
        sub.s $f18, $f12, $f18
        mul.s $f0, $f16, $f18
```








# Implementing the Design of a CPU

- CPU performance factors
  - Instruction count: Determined by ISA and compiler
  - · CPI and Cycle Aissi goumente Project a Faxam Help
- https://tutorcs.com
   We will examine two MHPS implementations
  - A simplified versionWeChat: cstutorcs
  - A more realistic *pipelined version*
- Simple subset, shows most aspects
  - Memory reference: lw, sw
  - Arithmetic/logical: add, sub, and, or, slt
  - Control transfer: beq, j

# The Fetch-Execute Cycle



## The Instruction Fetch-Execute Cycle

#### For **any** instruction, do these 2 things first:

- Send PC to the memory where instruction is & fetch it
- 2. Read 1 or Assistance Rejecte xam Help OR Read 1 register (horper/stations)
- What happens next depends: on the crost ruction class"

#### There are 3 instruction classes:

- 1. memory-reference
- 2. arithmetic-logical
- 3. branches

## The Instruction Fetch-Execute Cycle

## Depending on instruction class...

- ALU is almost always the next stan Help
- Use ALU to calculate: https://tutorcs.com
  - Some arithmetic result using Regs
  - Memory address for lotadystufer (again, using Regs)
  - Branch target address (not so much using Regs)
- Then, the different instruction classes need different things done...

# The Instruction Fetch-Execute Cycle

#### Per the instruction class...

- Memory-reference type:


   Assignment Project Exam Help

   Access data memory for load/store


#### https://tutorcs.com

- Arithmetic-Logical (or load instruction)
   Write data from the ALU or memory back into a register
- Branching
  - Change next instruction address based on branch outcome
  - Otherwise, the PC = PC + 4


# General (and Simplified) CPU Hardware Design




# General (and Simplified) CPU Hardware Design



## A Little More Detail... (Remember Multiplexers?)





## YOUR TO-DOs for the Week

•Study for the midterm!

- Current lab due on Thursday https://tutorcs.com
- No new Lab this week! WeChat: cstutorcs
- •Next week:
  - NO CLASS ON MONDAY (University Holiday)
  - Wednesday (2/19) we resume CPU Design (Ch. 4)

