

AssignMenDatappathen3Help Intro/tro-Pipelining

CS 154: Computer Architecture
WeChatiectoreu 197CS
Winter 2020

Ziad Matni, Ph.D.

Dept. of Computer Science, UCSB

Administrative

- Talk next week must attend
 - Tuesday at 5:408 Plynment Project Exam Help

https://tutorcs.com

WeChat: cstutorcs

Lecture Outline

Full Single-Cycle Datapaths

• Assignment Project Exam Help
• Pipelining

https://tutorcs.com


WeChat: cstutorcs

The Main Control Unit

• Control signals derived (i.e. decoded) from instruction


	Λ co	ianman	t Project	t Evam	Haln	
Field	0 AS	ngimilen	t Projec		shamt	funct
Bit positions	31:26	25:21	20:16	15:11	10:6	5:0
a. R-type	instruction	https://	tutores.	com		
		_		write		
Field	35 or 43	WeCh	at: cstuto	orcs	address	
Bit positions	31:26	25:21	20:16		15:0	
b. Load or	r store instr	uction	write			
Field	4	rs	rt	address		
Bit positions	31:26	25:21	20:16	15:0		
c. Branch	instruction					
	opcode	always read		sign extend and add		
	Op[5:0]			· ·		
2/26/20			Matni, CS154, Wi2	0		

Full Datapath showing 7 Control Signals




One Control Unit to Set them All...

my precious




One Control Unit to Set them All...

my precious




add \$t0, \$t1, \$t2

rd = rs + rt



1




addi \$a0, \$v0, 64

rt = rs + immed


RegDst 0
Branch 0
Zero X
MemRead 0
MemtoReg 0
MemWrite 0
ALUOp 0010
ALUSrc 1


1



lw \$t0, 4(\$sp)


rt = *(rs + immed)






beq \$a1, \$a2, blabel


Assume in this example that a1 = a2




RegDst




R-Type Instruction



Load Instruction



Branch-on-Equal Instruction




Reminder: Implementing Jumps



- Jump uses word address.com
 - Update PC with concatenation of 4 MS bits of old PC, 26-bit jump address, and obut the end
- Need an extra control signal decoded from opcode
- Need to implement a couple of other logic blocks...

Jump Instruction



Performance Issues

- Longest delay determines clock period
 - Critical path: load instruction
 - Assignment Project Exam Help • Goes:

Instruction memory → register file → ALU → data memory → register file https://tutorcs.com register file

- WeChat: cstutorcs
 Not feasible to vary period for different instructions
- Violates design principle
 - Making the common case fast
- We can/will improve performance by pipelining

Pipelining Analogy

- Pipelined laundry: overlapping execution
 - An example of how parallelism improves performance



- From 8 hrs to 3.5 hrs
- Speed-up factor: 2.3

But for infinite loads:


 Speed-up factor ≈ 4 = number of stages

Pipelining Analogy

D

Pipelined laundry: overlapping execution

An example of how parallelism improves throughput performance



- From 8 hrs to 3.5 hrs
- Speed-up factor: 2.3

But for infinite loads:

 Speed-up factor ≈ 4 = number of stages

MIPS Pipeline

Five stages, one step per stage

1. IF: Assignment Project Exam Help Instruction fetch from memory

https://tutorcs.com

2. ID: Instruction decode & register read

WeChat: cstutorcs

3. EX: Execute operation or calculate address

4. MEM: Access memory operand


5. WB: Write result back to register

Pipeline Performance

- Assume time for stages is
 - 100ps for register read or write
 - 200ps for other signment Project Exam Help
- Compare pipelined datapath with single-cycle datapath

Instr	Instr fetch	Registerna read	t. Abytonor	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

Comparison of Per-Instruction Time



Improvement

- In the previous example, per-instruction improvement was 4x
 - 800 ps to 200 ps
- But total execution time went from 2400 ps to 1400 ps (~1.7x imp.)
- That's because we'rehotyly: lotalingcat@imstructions...

WeChat: cstutorcs

- What if we looked at 1,000,003 instructions?
 - Total execution time = $1,000,000 \times 200 \text{ ps} + 1400 \text{ ps} = 200,001,400 \text{ ps}$
 - In non-pipelined, total time = $1,000,000 \times 800 \text{ ps} + 2400 \text{ ps} = 800,002,400 \text{ ps}$
 - Improvement = $800,002,400 \text{ ps} \approx 4.00$ 200,001,400 ps

About Pipeline Speedup

- If all stages are balanced, i.e. all take the same time

 - Time between instructions (pipelined)

 = Time between instructions (non-pipelined) / # of stages

24

https://tutorcs.com

- If not balanced, speedup will be less
- Speedup is due to increased throughput, but instruction latency does not change

MIPS vs Others' Pipelining

MIPS (and RISC-types in general) simplification advantages:

- All instructions are the same length (32 bits)
- x86 has variable length instructions (8 bits to 120 bits)

https://tutorcs.com

- MIPS has only 3 instruction formats (R, I, J) rs fields all in the same place
- x86 requires extra pipelines b/c they don't
- Memory ops only appear in load/store
- x86 requires extra pipelines b/c they don't

YOUR TO-DOs for the Week

• Lab 6 due soon...

Assignment Project Exam Help

https://tutorcs.com

WeChat: cstutorcs

Assignment Project Exam Help

