

A

B

C


D

A

B

C

D





BATT



ESP_PROG



I00 RX




GND TX




VCC EN




JLCJLCJLCJLC




FACTORY



RESET





Design Rules Verification Report

Filename : U:\dev\distance_sensor\pcb\distance_sensor_v2\distance_sensor_v2\distance_sensor_v2.PcbDoc


Warnings 0
Rule Violations 0


Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=0.127mm) (All),(All)	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint (All))	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=0.127mm) (Max =1.27mm) (Preferred=0.127mm) (All)	0
Power Plane Connect Rule(Relief Connect)(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm)	0
Hole Size Constraint (Min=0.3mm) (Max =5mm) (All)	0
Hole To Hole Clearance (Gap=0.254mm) (All),(All)	0
Minimum Solder Mask Sliver (Gap=0.08mm) (All),(All)	0
Silk To Solder Mask (Clearance=0.254mm) (False),(All)	0
Silk to Silk (Clearance=0mm) (All),(All)	0
Net Antennae (Tolerance=0mm) (All)	0
Board Clearance Constraint (Gap=0mm) (OnSignal)	0
Height Constraint (Min=0mm) (Max =25.4mm) (Preferred=12.7mm) (All)	0
Total	0

Electrical Rules Check Report

Class	Document	Message
		Successful Compile for





BATT



ESP_PROG

I00 RX

GND TX

UCC EN

FACTORY

RESET

JLCJLCJLCJLC