@@ -866,41 +866,41 @@ enum mkt_eth_capabilities {
866866};
867867
868868/* Supported hardware group on SoCs */
869- #define MTK_RGMII BIT (MTK_RGMII_BIT)
870- #define MTK_TRGMII BIT (MTK_TRGMII_BIT)
871- #define MTK_SGMII BIT (MTK_SGMII_BIT)
872- #define MTK_ESW BIT (MTK_ESW_BIT)
873- #define MTK_GEPHY BIT (MTK_GEPHY_BIT)
874- #define MTK_MUX BIT (MTK_MUX_BIT)
875- #define MTK_INFRA BIT (MTK_INFRA_BIT)
876- #define MTK_SHARED_SGMII BIT (MTK_SHARED_SGMII_BIT)
877- #define MTK_HWLRO BIT (MTK_HWLRO_BIT)
878- #define MTK_SHARED_INT BIT (MTK_SHARED_INT_BIT)
879- #define MTK_TRGMII_MT7621_CLK BIT (MTK_TRGMII_MT7621_CLK_BIT)
880- #define MTK_QDMA BIT (MTK_QDMA_BIT)
881- #define MTK_SOC_MT7628 BIT (MTK_SOC_MT7628_BIT)
882- #define MTK_RSTCTRL_PPE1 BIT (MTK_RSTCTRL_PPE1_BIT)
883- #define MTK_U3_COPHY_V2 BIT (MTK_U3_COPHY_V2_BIT)
869+ #define MTK_RGMII BIT_ULL (MTK_RGMII_BIT)
870+ #define MTK_TRGMII BIT_ULL (MTK_TRGMII_BIT)
871+ #define MTK_SGMII BIT_ULL (MTK_SGMII_BIT)
872+ #define MTK_ESW BIT_ULL (MTK_ESW_BIT)
873+ #define MTK_GEPHY BIT_ULL (MTK_GEPHY_BIT)
874+ #define MTK_MUX BIT_ULL (MTK_MUX_BIT)
875+ #define MTK_INFRA BIT_ULL (MTK_INFRA_BIT)
876+ #define MTK_SHARED_SGMII BIT_ULL (MTK_SHARED_SGMII_BIT)
877+ #define MTK_HWLRO BIT_ULL (MTK_HWLRO_BIT)
878+ #define MTK_SHARED_INT BIT_ULL (MTK_SHARED_INT_BIT)
879+ #define MTK_TRGMII_MT7621_CLK BIT_ULL (MTK_TRGMII_MT7621_CLK_BIT)
880+ #define MTK_QDMA BIT_ULL (MTK_QDMA_BIT)
881+ #define MTK_SOC_MT7628 BIT_ULL (MTK_SOC_MT7628_BIT)
882+ #define MTK_RSTCTRL_PPE1 BIT_ULL (MTK_RSTCTRL_PPE1_BIT)
883+ #define MTK_U3_COPHY_V2 BIT_ULL (MTK_U3_COPHY_V2_BIT)
884884
885885#define MTK_ETH_MUX_GDM1_TO_GMAC1_ESW \
886- BIT (MTK_ETH_MUX_GDM1_TO_GMAC1_ESW_BIT)
886+ BIT_ULL (MTK_ETH_MUX_GDM1_TO_GMAC1_ESW_BIT)
887887#define MTK_ETH_MUX_GMAC2_GMAC0_TO_GEPHY \
888- BIT (MTK_ETH_MUX_GMAC2_GMAC0_TO_GEPHY_BIT)
888+ BIT_ULL (MTK_ETH_MUX_GMAC2_GMAC0_TO_GEPHY_BIT)
889889#define MTK_ETH_MUX_U3_GMAC2_TO_QPHY \
890- BIT (MTK_ETH_MUX_U3_GMAC2_TO_QPHY_BIT)
890+ BIT_ULL (MTK_ETH_MUX_U3_GMAC2_TO_QPHY_BIT)
891891#define MTK_ETH_MUX_GMAC1_GMAC2_TO_SGMII_RGMII \
892- BIT (MTK_ETH_MUX_GMAC1_GMAC2_TO_SGMII_RGMII_BIT)
892+ BIT_ULL (MTK_ETH_MUX_GMAC1_GMAC2_TO_SGMII_RGMII_BIT)
893893#define MTK_ETH_MUX_GMAC12_TO_GEPHY_SGMII \
894- BIT (MTK_ETH_MUX_GMAC12_TO_GEPHY_SGMII_BIT)
894+ BIT_ULL (MTK_ETH_MUX_GMAC12_TO_GEPHY_SGMII_BIT)
895895
896896/* Supported path present on SoCs */
897- #define MTK_ETH_PATH_GMAC1_RGMII BIT (MTK_ETH_PATH_GMAC1_RGMII_BIT)
898- #define MTK_ETH_PATH_GMAC1_TRGMII BIT (MTK_ETH_PATH_GMAC1_TRGMII_BIT)
899- #define MTK_ETH_PATH_GMAC1_SGMII BIT (MTK_ETH_PATH_GMAC1_SGMII_BIT)
900- #define MTK_ETH_PATH_GMAC2_RGMII BIT (MTK_ETH_PATH_GMAC2_RGMII_BIT)
901- #define MTK_ETH_PATH_GMAC2_SGMII BIT (MTK_ETH_PATH_GMAC2_SGMII_BIT)
902- #define MTK_ETH_PATH_GMAC2_GEPHY BIT (MTK_ETH_PATH_GMAC2_GEPHY_BIT)
903- #define MTK_ETH_PATH_GDM1_ESW BIT (MTK_ETH_PATH_GDM1_ESW_BIT)
897+ #define MTK_ETH_PATH_GMAC1_RGMII BIT_ULL (MTK_ETH_PATH_GMAC1_RGMII_BIT)
898+ #define MTK_ETH_PATH_GMAC1_TRGMII BIT_ULL (MTK_ETH_PATH_GMAC1_TRGMII_BIT)
899+ #define MTK_ETH_PATH_GMAC1_SGMII BIT_ULL (MTK_ETH_PATH_GMAC1_SGMII_BIT)
900+ #define MTK_ETH_PATH_GMAC2_RGMII BIT_ULL (MTK_ETH_PATH_GMAC2_RGMII_BIT)
901+ #define MTK_ETH_PATH_GMAC2_SGMII BIT_ULL (MTK_ETH_PATH_GMAC2_SGMII_BIT)
902+ #define MTK_ETH_PATH_GMAC2_GEPHY BIT_ULL (MTK_ETH_PATH_GMAC2_GEPHY_BIT)
903+ #define MTK_ETH_PATH_GDM1_ESW BIT_ULL (MTK_ETH_PATH_GDM1_ESW_BIT)
904904
905905#define MTK_GMAC1_RGMII (MTK_ETH_PATH_GMAC1_RGMII | MTK_RGMII)
906906#define MTK_GMAC1_TRGMII (MTK_ETH_PATH_GMAC1_TRGMII | MTK_TRGMII)
@@ -1045,7 +1045,7 @@ struct mtk_reg_map {
10451045struct mtk_soc_data {
10461046 const struct mtk_reg_map * reg_map ;
10471047 u32 ana_rgc3 ;
1048- u32 caps ;
1048+ u64 caps ;
10491049 u32 required_clks ;
10501050 bool required_pctl ;
10511051 u8 offload_version ;
0 commit comments