Skip to content

Commit a42e65f

Browse files
mkaholaRadhakrishna Sripada
mkahola
authored and
Radhakrishna Sripada
committed
drm/i915/mtl: Create separate reg file for PICA registers
Create a separate file to store registers for PICA chips C10 and C20. v2: Rename file (Jani) v3: Use _PICK_EVEN_2RANGES() macro (Lucas) Coding style fixed (Lucas) v4: Redefine macros (Imre) Reviewed-by: Vinod Govindapillai <vinod.govindapillai@intel.com> Signed-off-by: Radhakrishna Sripada <radhakrishna.sripada@intel.com> Signed-off-by: Mika Kahola <mika.kahola@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20230413212443.1504245-3-radhakrishna.sripada@intel.com
1 parent 7cb3eb3 commit a42e65f

File tree

1 file changed

+133
-0
lines changed

1 file changed

+133
-0
lines changed

‎drivers/gpu/drm/i915/display/intel_cx0_phy_regs.h‎

Lines changed: 133 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,133 @@
1+
/* SPDX-License-Identifier: MIT
2+
*
3+
* Copyright © 2023 Intel Corporation
4+
*/
5+
6+
#ifndef __INTEL_CX0_PHY_REGS_H__
7+
#define __INTEL_CX0_PHY_REGS_H__
8+
9+
#include "i915_reg_defs.h"
10+
11+
#define _XELPDP_PORT_M2P_MSGBUS_CTL_LN0_A 0x64040
12+
#define _XELPDP_PORT_M2P_MSGBUS_CTL_LN0_B 0x64140
13+
#define _XELPDP_PORT_M2P_MSGBUS_CTL_LN0_USBC1 0x16F240
14+
#define _XELPDP_PORT_M2P_MSGBUS_CTL_LN0_USBC2 0x16F440
15+
#define XELPDP_PORT_M2P_MSGBUS_CTL(port, lane) _MMIO(_PICK_EVEN_2RANGES(port, PORT_TC1, \
16+
_XELPDP_PORT_M2P_MSGBUS_CTL_LN0_A, \
17+
_XELPDP_PORT_M2P_MSGBUS_CTL_LN0_B, \
18+
_XELPDP_PORT_M2P_MSGBUS_CTL_LN0_USBC1, \
19+
_XELPDP_PORT_M2P_MSGBUS_CTL_LN0_USBC2) + (lane) * 4)
20+
#define XELPDP_PORT_M2P_TRANSACTION_PENDING REG_BIT(31)
21+
#define XELPDP_PORT_M2P_COMMAND_TYPE_MASK REG_GENMASK(30, 27)
22+
#define XELPDP_PORT_M2P_COMMAND_WRITE_UNCOMMITTED REG_FIELD_PREP(XELPDP_PORT_M2P_COMMAND_TYPE_MASK, 0x1)
23+
#define XELPDP_PORT_M2P_COMMAND_WRITE_COMMITTED REG_FIELD_PREP(XELPDP_PORT_M2P_COMMAND_TYPE_MASK, 0x2)
24+
#define XELPDP_PORT_M2P_COMMAND_READ REG_FIELD_PREP(XELPDP_PORT_M2P_COMMAND_TYPE_MASK, 0x3)
25+
#define XELPDP_PORT_M2P_DATA_MASK REG_GENMASK(23, 16)
26+
#define XELPDP_PORT_M2P_DATA(val) REG_FIELD_PREP(XELPDP_PORT_M2P_DATA_MASK, val)
27+
#define XELPDP_PORT_M2P_TRANSACTION_RESET REG_BIT(15)
28+
#define XELPDP_PORT_M2P_ADDRESS_MASK REG_GENMASK(11, 0)
29+
#define XELPDP_PORT_M2P_ADDRESS(val) REG_FIELD_PREP(XELPDP_PORT_M2P_ADDRESS_MASK, val)
30+
#define XELPDP_PORT_P2M_MSGBUS_STATUS(port, lane) _MMIO(_PICK_EVEN_2RANGES(port, PORT_TC1, \
31+
_XELPDP_PORT_M2P_MSGBUS_CTL_LN0_A, \
32+
_XELPDP_PORT_M2P_MSGBUS_CTL_LN0_B, \
33+
_XELPDP_PORT_M2P_MSGBUS_CTL_LN0_USBC1, \
34+
_XELPDP_PORT_M2P_MSGBUS_CTL_LN0_USBC2) + (lane) * 4 + 8)
35+
#define XELPDP_PORT_P2M_RESPONSE_READY REG_BIT(31)
36+
#define XELPDP_PORT_P2M_COMMAND_TYPE_MASK REG_GENMASK(30, 27)
37+
#define XELPDP_PORT_P2M_COMMAND_READ_ACK 0x4
38+
#define XELPDP_PORT_P2M_COMMAND_WRITE_ACK 0x5
39+
#define XELPDP_PORT_P2M_DATA_MASK REG_GENMASK(23, 16)
40+
#define XELPDP_PORT_P2M_DATA(val) REG_FIELD_PREP(XELPDP_PORT_P2M_DATA_MASK, val)
41+
#define XELPDP_PORT_P2M_ERROR_SET REG_BIT(15)
42+
43+
#define XELPDP_MSGBUS_TIMEOUT_SLOW 1
44+
#define XELPDP_MSGBUS_TIMEOUT_FAST_US 2
45+
#define XELPDP_PCLK_PLL_ENABLE_TIMEOUT_US 3200
46+
#define XELPDP_PCLK_PLL_DISABLE_TIMEOUT_US 20
47+
#define XELPDP_PORT_BUF_SOC_READY_TIMEOUT_US 100
48+
#define XELPDP_PORT_RESET_START_TIMEOUT_US 5
49+
#define XELPDP_PORT_POWERDOWN_UPDATE_TIMEOUT_US 100
50+
#define XELPDP_PORT_RESET_END_TIMEOUT 15
51+
#define XELPDP_REFCLK_ENABLE_TIMEOUT_US 1
52+
53+
#define _XELPDP_PORT_BUF_CTL1_LN0_A 0x64004
54+
#define _XELPDP_PORT_BUF_CTL1_LN0_B 0x64104
55+
#define _XELPDP_PORT_BUF_CTL1_LN0_USBC1 0x16F200
56+
#define _XELPDP_PORT_BUF_CTL1_LN0_USBC2 0x16F400
57+
#define XELPDP_PORT_BUF_CTL1(port) _MMIO(_PICK_EVEN_2RANGES(port, PORT_TC1, \
58+
_XELPDP_PORT_BUF_CTL1_LN0_A, \
59+
_XELPDP_PORT_BUF_CTL1_LN0_B, \
60+
_XELPDP_PORT_BUF_CTL1_LN0_USBC1, \
61+
_XELPDP_PORT_BUF_CTL1_LN0_USBC2))
62+
#define XELPDP_PORT_BUF_SOC_PHY_READY REG_BIT(24)
63+
#define XELPDP_PORT_REVERSAL REG_BIT(16)
64+
#define XELPDP_TC_PHY_OWNERSHIP REG_BIT(6)
65+
#define XELPDP_TCSS_POWER_REQUEST REG_BIT(5)
66+
#define XELPDP_TCSS_POWER_STATE REG_BIT(4)
67+
#define XELPDP_PORT_WIDTH_MASK REG_GENMASK(3, 1)
68+
#define XELPDP_PORT_WIDTH(val) REG_FIELD_PREP(XELPDP_PORT_WIDTH_MASK, val)
69+
70+
#define XELPDP_PORT_BUF_CTL2(port) _MMIO(_PICK_EVEN_2RANGES(port, PORT_TC1, \
71+
_XELPDP_PORT_BUF_CTL1_LN0_A, \
72+
_XELPDP_PORT_BUF_CTL1_LN0_B, \
73+
_XELPDP_PORT_BUF_CTL1_LN0_USBC1, \
74+
_XELPDP_PORT_BUF_CTL1_LN0_USBC2) + 4)
75+
76+
#define XELPDP_LANE_PIPE_RESET(lane) _PICK(lane, REG_BIT(31), REG_BIT(30))
77+
#define XELPDP_LANE_PHY_CURRENT_STATUS(lane) _PICK(lane, REG_BIT(29), REG_BIT(28))
78+
#define XELPDP_LANE_POWERDOWN_UPDATE(lane) _PICK(lane, REG_BIT(25), REG_BIT(24))
79+
#define _XELPDP_LANE0_POWERDOWN_NEW_STATE_MASK REG_GENMASK(23, 20)
80+
#define _XELPDP_LANE0_POWERDOWN_NEW_STATE(val) REG_FIELD_PREP(_XELPDP_LANE0_POWERDOWN_NEW_STATE_MASK, val)
81+
#define _XELPDP_LANE1_POWERDOWN_NEW_STATE_MASK REG_GENMASK(19, 16)
82+
#define _XELPDP_LANE1_POWERDOWN_NEW_STATE(val) REG_FIELD_PREP(_XELPDP_LANE1_POWERDOWN_NEW_STATE_MASK, val)
83+
#define XELPDP_LANE_POWERDOWN_NEW_STATE(lane, val) _PICK(lane, \
84+
_XELPDP_LANE0_POWERDOWN_NEW_STATE(val), \
85+
_XELPDP_LANE1_POWERDOWN_NEW_STATE(val))
86+
#define XELPDP_LANE_POWERDOWN_NEW_STATE_MASK REG_GENMASK(3, 0)
87+
#define XELPDP_POWER_STATE_READY_MASK REG_GENMASK(7, 4)
88+
#define XELPDP_POWER_STATE_READY(val) REG_FIELD_PREP(XELPDP_POWER_STATE_READY_MASK, val)
89+
90+
#define XELPDP_PORT_BUF_CTL3(port) _MMIO(_PICK_EVEN_2RANGES(port, PORT_TC1, \
91+
_XELPDP_PORT_BUF_CTL1_LN0_A, \
92+
_XELPDP_PORT_BUF_CTL1_LN0_B, \
93+
_XELPDP_PORT_BUF_CTL1_LN0_USBC1, \
94+
_XELPDP_PORT_BUF_CTL1_LN0_USBC2) + 8)
95+
#define XELPDP_PLL_LANE_STAGGERING_DELAY_MASK REG_GENMASK(15, 8)
96+
#define XELPDP_PLL_LANE_STAGGERING_DELAY(val) REG_FIELD_PREP(XELPDP_PLL_LANE_STAGGERING_DELAY_MASK, val)
97+
#define XELPDP_POWER_STATE_ACTIVE_MASK REG_GENMASK(3, 0)
98+
#define XELPDP_POWER_STATE_ACTIVE(val) REG_FIELD_PREP(XELPDP_POWER_STATE_ACTIVE_MASK, val)
99+
100+
#define _XELPDP_PORT_CLOCK_CTL_A 0x640E0
101+
#define _XELPDP_PORT_CLOCK_CTL_B 0x641E0
102+
#define _XELPDP_PORT_CLOCK_CTL_USBC1 0x16F260
103+
#define _XELPDP_PORT_CLOCK_CTL_USBC2 0x16F460
104+
#define XELPDP_PORT_CLOCK_CTL(port) _MMIO(_PICK_EVEN_2RANGES(port, PORT_TC1, \
105+
_XELPDP_PORT_CLOCK_CTL_A, \
106+
_XELPDP_PORT_CLOCK_CTL_B, \
107+
_XELPDP_PORT_CLOCK_CTL_USBC1, \
108+
_XELPDP_PORT_CLOCK_CTL_USBC2))
109+
#define XELPDP_LANE0_PCLK_PLL_REQUEST REG_BIT(31)
110+
#define XELPDP_LANE0_PCLK_PLL_ACK REG_BIT(30)
111+
#define XELPDP_LANE0_PCLK_REFCLK_REQUEST REG_BIT(29)
112+
#define XELPDP_LANE0_PCLK_REFCLK_ACK REG_BIT(28)
113+
#define XELPDP_LANE1_PCLK_PLL_REQUEST REG_BIT(27)
114+
#define XELPDP_LANE1_PCLK_PLL_ACK REG_BIT(26)
115+
#define XELPDP_LANE1_PCLK_REFCLK_REQUEST REG_BIT(25)
116+
#define XELPDP_LANE1_PCLK_REFCLK_ACK REG_BIT(24)
117+
#define XELPDP_TBT_CLOCK_REQUEST REG_BIT(19)
118+
#define XELPDP_TBT_CLOCK_ACK REG_BIT(18)
119+
#define XELPDP_DDI_CLOCK_SELECT_MASK REG_GENMASK(15, 12)
120+
#define XELPDP_DDI_CLOCK_SELECT(val) REG_FIELD_PREP(XELPDP_DDI_CLOCK_SELECT_MASK, val)
121+
#define XELPDP_DDI_CLOCK_SELECT_NONE 0x0
122+
#define XELPDP_DDI_CLOCK_SELECT_MAXPCLK 0x8
123+
#define XELPDP_DDI_CLOCK_SELECT_DIV18CLK 0x9
124+
#define XELPDP_DDI_CLOCK_SELECT_TBT_162 0xc
125+
#define XELPDP_DDI_CLOCK_SELECT_TBT_270 0xd
126+
#define XELPDP_DDI_CLOCK_SELECT_TBT_540 0xe
127+
#define XELPDP_DDI_CLOCK_SELECT_TBT_810 0xf
128+
#define XELPDP_FORWARD_CLOCK_UNGATE REG_BIT(10)
129+
#define XELPDP_LANE1_PHY_CLOCK_SELECT REG_BIT(8)
130+
#define XELPDP_SSC_ENABLE_PLLA REG_BIT(1)
131+
#define XELPDP_SSC_ENABLE_PLLB REG_BIT(0)
132+
133+
#endif /* __INTEL_CX0_PHY_REGS_H__ */

0 commit comments

Comments
 (0)