Skip to content

Commit b3416fb

Browse files
tstrukherbertx
tstruk
authored and
herbertx
committed
crypto: qat - Intel(R) QAT accelengine part of fw loader
This patch adds acceleration engine handler part the firmware loader. Acked-by: Bo Cui <bo.cui@intel.com> Reviewed-by: Bruce W. Allan <bruce.w.allan@intel.com> Signed-off-by: Karen Xiang <karen.xiang@intel.com> Signed-off-by: Pingchaox Yang <pingchaox.yang@intel.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
1 parent b4b7e67 commit b3416fb

File tree

3 files changed

+1605
-0
lines changed

3 files changed

+1605
-0
lines changed

‎drivers/crypto/qat/qat_common/icp_qat_fw_loader_handle.h‎

Lines changed: 78 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,78 @@
1+
/*
2+
This file is provided under a dual BSD/GPLv2 license. When using or
3+
redistributing this file, you may do so under either license.
4+
5+
GPL LICENSE SUMMARY
6+
Copyright(c) 2014 Intel Corporation.
7+
This program is free software; you can redistribute it and/or modify
8+
it under the terms of version 2 of the GNU General Public License as
9+
published by the Free Software Foundation.
10+
11+
This program is distributed in the hope that it will be useful, but
12+
WITHOUT ANY WARRANTY; without even the implied warranty of
13+
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14+
General Public License for more details.
15+
16+
Contact Information:
17+
qat-linux@intel.com
18+
19+
BSD LICENSE
20+
Copyright(c) 2014 Intel Corporation.
21+
Redistribution and use in source and binary forms, with or without
22+
modification, are permitted provided that the following conditions
23+
are met:
24+
25+
* Redistributions of source code must retain the above copyright
26+
notice, this list of conditions and the following disclaimer.
27+
* Redistributions in binary form must reproduce the above copyright
28+
notice, this list of conditions and the following disclaimer in
29+
the documentation and/or other materials provided with the
30+
distribution.
31+
* Neither the name of Intel Corporation nor the names of its
32+
contributors may be used to endorse or promote products derived
33+
from this software without specific prior written permission.
34+
35+
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
36+
"AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
37+
LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
38+
A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
39+
OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
40+
SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
41+
LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
42+
DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
43+
THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
44+
(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
45+
OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
46+
*/
47+
#ifndef __ICP_QAT_FW_LOADER_HANDLE_H__
48+
#define __ICP_QAT_FW_LOADER_HANDLE_H__
49+
#include "icp_qat_uclo.h"
50+
51+
struct icp_qat_fw_loader_ae_data {
52+
unsigned int state;
53+
unsigned int ustore_size;
54+
unsigned int free_addr;
55+
unsigned int free_size;
56+
unsigned int live_ctx_mask;
57+
};
58+
59+
struct icp_qat_fw_loader_hal_handle {
60+
struct icp_qat_fw_loader_ae_data aes[ICP_QAT_UCLO_MAX_AE];
61+
unsigned int ae_mask;
62+
unsigned int slice_mask;
63+
unsigned int revision_id;
64+
unsigned int ae_max_num;
65+
unsigned int upc_mask;
66+
unsigned int max_ustore;
67+
};
68+
69+
struct icp_qat_fw_loader_handle {
70+
struct icp_qat_fw_loader_hal_handle *hal_handle;
71+
void *obj_handle;
72+
void __iomem *hal_sram_addr_v;
73+
void __iomem *hal_cap_g_ctl_csr_addr_v;
74+
void __iomem *hal_cap_ae_xfer_csr_addr_v;
75+
void __iomem *hal_cap_ae_local_csr_addr_v;
76+
void __iomem *hal_ep_csr_addr_v;
77+
};
78+
#endif

‎drivers/crypto/qat/qat_common/icp_qat_hal.h‎

Lines changed: 125 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,125 @@
1+
/*
2+
This file is provided under a dual BSD/GPLv2 license. When using or
3+
redistributing this file, you may do so under either license.
4+
5+
GPL LICENSE SUMMARY
6+
Copyright(c) 2014 Intel Corporation.
7+
This program is free software; you can redistribute it and/or modify
8+
it under the terms of version 2 of the GNU General Public License as
9+
published by the Free Software Foundation.
10+
11+
This program is distributed in the hope that it will be useful, but
12+
WITHOUT ANY WARRANTY; without even the implied warranty of
13+
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14+
General Public License for more details.
15+
16+
Contact Information:
17+
qat-linux@intel.com
18+
19+
BSD LICENSE
20+
Copyright(c) 2014 Intel Corporation.
21+
Redistribution and use in source and binary forms, with or without
22+
modification, are permitted provided that the following conditions
23+
are met:
24+
25+
* Redistributions of source code must retain the above copyright
26+
notice, this list of conditions and the following disclaimer.
27+
* Redistributions in binary form must reproduce the above copyright
28+
notice, this list of conditions and the following disclaimer in
29+
the documentation and/or other materials provided with the
30+
distribution.
31+
* Neither the name of Intel Corporation nor the names of its
32+
contributors may be used to endorse or promote products derived
33+
from this software without specific prior written permission.
34+
35+
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
36+
"AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
37+
LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
38+
A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
39+
OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
40+
SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
41+
LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
42+
DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
43+
THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
44+
(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
45+
OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
46+
*/
47+
#ifndef __ICP_QAT_HAL_H
48+
#define __ICP_QAT_HAL_H
49+
#include "icp_qat_fw_loader_handle.h"
50+
51+
enum hal_global_csr {
52+
MISC_CONTROL = 0x04,
53+
ICP_RESET = 0x0c,
54+
ICP_GLOBAL_CLK_ENABLE = 0x50
55+
};
56+
57+
enum hal_ae_csr {
58+
USTORE_ADDRESS = 0x000,
59+
USTORE_DATA_LOWER = 0x004,
60+
USTORE_DATA_UPPER = 0x008,
61+
ALU_OUT = 0x010,
62+
CTX_ARB_CNTL = 0x014,
63+
CTX_ENABLES = 0x018,
64+
CC_ENABLE = 0x01c,
65+
CSR_CTX_POINTER = 0x020,
66+
CTX_STS_INDIRECT = 0x040,
67+
ACTIVE_CTX_STATUS = 0x044,
68+
CTX_SIG_EVENTS_INDIRECT = 0x048,
69+
CTX_SIG_EVENTS_ACTIVE = 0x04c,
70+
CTX_WAKEUP_EVENTS_INDIRECT = 0x050,
71+
LM_ADDR_0_INDIRECT = 0x060,
72+
LM_ADDR_1_INDIRECT = 0x068,
73+
INDIRECT_LM_ADDR_0_BYTE_INDEX = 0x0e0,
74+
INDIRECT_LM_ADDR_1_BYTE_INDEX = 0x0e8,
75+
FUTURE_COUNT_SIGNAL_INDIRECT = 0x078,
76+
TIMESTAMP_LOW = 0x0c0,
77+
TIMESTAMP_HIGH = 0x0c4,
78+
PROFILE_COUNT = 0x144,
79+
SIGNATURE_ENABLE = 0x150,
80+
AE_MISC_CONTROL = 0x160,
81+
LOCAL_CSR_STATUS = 0x180,
82+
};
83+
84+
#define UA_ECS (0x1 << 31)
85+
#define ACS_ABO_BITPOS 31
86+
#define ACS_ACNO 0x7
87+
#define CE_ENABLE_BITPOS 0x8
88+
#define CE_LMADDR_0_GLOBAL_BITPOS 16
89+
#define CE_LMADDR_1_GLOBAL_BITPOS 17
90+
#define CE_NN_MODE_BITPOS 20
91+
#define CE_REG_PAR_ERR_BITPOS 25
92+
#define CE_BREAKPOINT_BITPOS 27
93+
#define CE_CNTL_STORE_PARITY_ERROR_BITPOS 29
94+
#define CE_INUSE_CONTEXTS_BITPOS 31
95+
#define CE_NN_MODE (0x1 << CE_NN_MODE_BITPOS)
96+
#define CE_INUSE_CONTEXTS (0x1 << CE_INUSE_CONTEXTS_BITPOS)
97+
#define XCWE_VOLUNTARY (0x1)
98+
#define LCS_STATUS (0x1)
99+
#define MMC_SHARE_CS_BITPOS 2
100+
#define GLOBAL_CSR 0xA00
101+
102+
#define SET_CAP_CSR(handle, csr, val) \
103+
ADF_CSR_WR(handle->hal_cap_g_ctl_csr_addr_v, csr, val)
104+
#define GET_CAP_CSR(handle, csr) \
105+
ADF_CSR_RD(handle->hal_cap_g_ctl_csr_addr_v, csr)
106+
#define SET_GLB_CSR(handle, csr, val) SET_CAP_CSR(handle, csr + GLOBAL_CSR, val)
107+
#define GET_GLB_CSR(handle, csr) GET_CAP_CSR(handle, GLOBAL_CSR + csr)
108+
#define AE_CSR(handle, ae) \
109+
(handle->hal_cap_ae_local_csr_addr_v + \
110+
((ae & handle->hal_handle->ae_mask) << 12))
111+
#define AE_CSR_ADDR(handle, ae, csr) (AE_CSR(handle, ae) + (0x3ff & csr))
112+
#define SET_AE_CSR(handle, ae, csr, val) \
113+
ADF_CSR_WR(AE_CSR_ADDR(handle, ae, csr), 0, val)
114+
#define GET_AE_CSR(handle, ae, csr) ADF_CSR_RD(AE_CSR_ADDR(handle, ae, csr), 0)
115+
#define AE_XFER(handle, ae) \
116+
(handle->hal_cap_ae_xfer_csr_addr_v + \
117+
((ae & handle->hal_handle->ae_mask) << 12))
118+
#define AE_XFER_ADDR(handle, ae, reg) (AE_XFER(handle, ae) + \
119+
((reg & 0xff) << 2))
120+
#define SET_AE_XFER(handle, ae, reg, val) \
121+
ADF_CSR_WR(AE_XFER_ADDR(handle, ae, reg), 0, val)
122+
#define SRAM_WRITE(handle, addr, val) \
123+
ADF_CSR_WR(handle->hal_sram_addr_v, addr, val)
124+
#define SRAM_READ(handle, addr) ADF_CSR_RD(handle->hal_sram_addr_v, addr)
125+
#endif

0 commit comments

Comments
 (0)