Skip to content

Commit c1c9d41

Browse files
JackyBaiLinus Walleij
authored andcommitted
dt-bindings: imx: Add pinctrl binding doc for imx8mm
Add binding doc imx8mm pinctrl driver. Signed-off-by: Bai Ping <ping.bai@nxp.com> Acked-by: Aisheng Dong <aisheng.dong@nxp.com> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
1 parent 1274283 commit c1c9d41

File tree

2 files changed

+665
-0
lines changed

2 files changed

+665
-0
lines changed
Lines changed: 36 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,36 @@
1+
* Freescale IMX8MM IOMUX Controller
2+
3+
Please refer to fsl,imx-pinctrl.txt and pinctrl-bindings.txt in this directory
4+
for common binding part and usage.
5+
6+
Required properties:
7+
- compatible: "fsl,imx8mm-iomuxc"
8+
- reg: should contain the base physical address and size of the iomuxc
9+
registers.
10+
11+
Required properties in sub-nodes:
12+
- fsl,pins: each entry consists of 6 integers and represents the mux and config
13+
setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
14+
input_val> are specified using a PIN_FUNC_ID macro, which can be found in
15+
<dt-bindings/pinctrl/imx8mm-pinfunc.h>. The last integer CONFIG is
16+
the pad setting value like pull-up on this pin. Please refer to i.MX8M Mini
17+
Reference Manual for detailed CONFIG settings.
18+
19+
Examples:
20+
21+
&uart1 {
22+
pinctrl-names = "default";
23+
pinctrl-0 = <&pinctrl_uart1>;
24+
};
25+
26+
iomuxc: pinctrl@30330000 {
27+
compatible = "fsl,imx8mm-iomuxc";
28+
reg = <0x0 0x30330000 0x0 0x10000>;
29+
30+
pinctrl_uart1: uart1grp {
31+
fsl,pins = <
32+
MX8MM_IOMUXC_UART1_RXD_UART1_DCE_RX 0x140
33+
MX8MM_IOMUXC_UART1_TXD_UART1_DCE_TX 0x140
34+
>;
35+
};
36+
};

0 commit comments

Comments
 (0)