Verilog: add type parameters to scope #1410
Merged
+24
−3
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
kroening
force-pushed
the
type_parameters2
branch
2 times, most recently
from
f562f15 to
9dc7fb8
Compare
kroening
changed the title
kroening
force-pushed
the
type_parameters2
branch
from
9dc7fb8 to
4060abb
Compare
Type parameters are now added to the scope, and hence usable as types.
kroening
force-pushed
the
type_parameters2
branch
from
4060abb to
3d4fa83
Compare
tautschnig
approved these changes
Nov 14, 2025
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Type parameters are now added to the scope, and hence usable as types.