Skip to content
This repository was archived by the owner on Jan 23, 2023. It is now read-only.

Commit d1fd9ee

Browse files
committed
[Arm64] SIMD fix SIMDIntrinsicSet* op2 life
1 parent a16fdf0 commit d1fd9ee

File tree

2 files changed

+5
-4
lines changed

2 files changed

+5
-4
lines changed

src/jit/codegenarm64.cpp

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -4662,6 +4662,7 @@ void CodeGen::genSIMDIntrinsicSetItem(GenTreeSIMD* simdNode)
46624662
assert(genIsValidFloatReg(targetReg));
46634663
assert(genIsValidFloatReg(op1Reg));
46644664
assert(genIsValidIntReg(op2Reg) || genIsValidFloatReg(op2Reg));
4665+
assert(targetReg != op2Reg);
46654666

46664667
emitAttr attr = emitTypeSize(baseType);
46674668

src/jit/lsraarm64.cpp

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -842,10 +842,6 @@ void LinearScan::TreeNodeInfoInitSIMD(GenTreeSIMD* simdTree)
842842
case SIMDIntrinsicBitwiseXor:
843843
case SIMDIntrinsicMin:
844844
case SIMDIntrinsicMax:
845-
case SIMDIntrinsicSetX:
846-
case SIMDIntrinsicSetY:
847-
case SIMDIntrinsicSetZ:
848-
case SIMDIntrinsicSetW:
849845
case SIMDIntrinsicEqual:
850846
case SIMDIntrinsicLessThan:
851847
case SIMDIntrinsicGreaterThan:
@@ -854,6 +850,10 @@ void LinearScan::TreeNodeInfoInitSIMD(GenTreeSIMD* simdTree)
854850
info->srcCount = 2;
855851
break;
856852

853+
case SIMDIntrinsicSetX:
854+
case SIMDIntrinsicSetY:
855+
case SIMDIntrinsicSetZ:
856+
case SIMDIntrinsicSetW:
857857
case SIMDIntrinsicNarrow:
858858
info->srcCount = 2;
859859

0 commit comments

Comments
 (0)