| | Instruction | | | | Name | Description | Tymo | Opcod | | Funct3 | Eupot7 | |
|------------|-------------|------------|---------|--------|--|---|------------|----------|------|--------|--------|------|
| | | | rs1 | 2 | ADD | <u> </u> | R | <u> </u> | 0011 | | | 0000 |
| | add | | | | | rd = rs1 + rs2 | _ | | | | | |
| | sub | | rs1 | | SUBtract bitwise AND | rd = rs1 - rs2 | R | | 0011 | | | 0000 |
| | and | | rs1 | | | rd = rs1 & rs2 | R | | 0011 | | | 0000 |
| | or | | rs1 | | bitwise OR | rd = rs1 rs2 | R | | 0011 | | | 0000 |
| | xor | | rs1 | | bitwise XOR | rd = rs1 ^ rs2 | R | | 0011 | | | 0000 |
| | sll | | rs1 | | Shift Left Logical | rd = rs1 << rs2 | R | | 0011 | | | 0000 |
| | srl | | rs1 | | Shift Right Logical | rd = rs1 >> rs2 (Zero-extend) | R | | 0011 | | | 0000 |
| | sra | | rs1 | | | rd = rs1 >> rs2 (Sign-extend) | R | | 0011 | | | 0000 |
| | slt | rd rs1 rs2 | | | Set Less Than (signed) | rd = (rs1 < rs2) ? 1 : 0 | R | 011 | 0011 | 010 | 000 | 0000 |
| | sltu | rd | rs1 | rs2 | Set Less Than (Unsigned) | | R | 011 | 0011 | 011 | 000 | 0000 |
| U | addi | rd | rs1 | imm | ADD Immediate | rd = rs1 + imm | I | 001 | 0011 | 000 | | |
| Arithmetic | andi | rd | rs1 | imm | bitwise AND Immediate | rd = rs1 & imm | I | 001 | 0011 | 111 | | |
| Arii | ori | rd | rs1 | imm | bitwise OR Immediate | rd = rs1 imm | I | 001 | 0011 | 110 | | |
| | xori | rd | rs1 | imm | bitwise XOR Immediate | rd = rs1 ^ imm | I | 001 | 0011 | 100 | | |
| | slli | rd | rs1 | imm | Shift Left Logical Immediate | rd = rs1 << imm | l* | 001 | 0011 | 001 | 000 | 0000 |
| | srli | rd | rs1 | imm | Shift Right Logical Immediate | rd = rs1 >> imm (Zero-extend) | * | 001 | 0011 | 101 | 000 | 0000 |
| | srai | rd | rs1 | imm | Shift Right Arithmetic Immediate | rd = rs1 >> imm (Sign-extend) | l* | 001 | 0011 | 101 | 010 | 0000 |
| | slti | rd | rs1 | imm | Set Less Than Immediate (signed) | rd = (rs1 < imm) ? 1 : 0 | I | 001 | 0011 | 010 | | |
| | sltiu | rd | rs1 imm | | Set Less Than Immediate (Unsigned) | | I | 001 | 0011 | 011 | | |
| | 1b | rd | imm (| (rs1) | Load Byte | rd = 1 byte of memory at address rs1 + imm, sign-extended | I | 000 | 0011 | 000 | | |
| | lbu | rd | imm | (rs1) | Load Byte (Unsigned) | rd = 1 byte of memory at address rs1 + imm, zero-extended | I | 000 | 0011 | 100 | | |
| | lh | rd | imm | (rs1) | Load Half-word | rd = 2 bytes of memory starting at address rs1 + imm, sign-extended | I | 000 | 0011 | 001 | | |
| _ | lhu | rd | imm (| (rs1) | Load Half-word (Unsigned) | rd = 2 bytes of memory starting at address rs1 + imm, zero-extended | I | 000 | 0011 | 101 | | |
| Memory | lw | rd | imm | (rs1) | Load Word | rd = 4 bytes of memory starting at address rs1 + imm | I | 000 | 0011 | 010 | | |
| _ | sb | rs2 | 2 imn | n(rs1) | Store Byte | Stores least-significant byte of rs2 at the address rs1 + imm in memory | S | 010 | 0011 | 000 | | |
| | sh | rs2 | 2 imn | n(rs1) | Store Half-word | Stores the 2 least-significant bytes of rs2 starting at the address rs1 + imm in memory | S | 010 | 0011 | 001 | | |
| | sw | rs2 | 2 imn | n(rs1) | Store Word | Stores rs2 starting at the address rs1 + imm in memory | S | 010 | 0011 | 010 | | |

| | Instruction | Name | Description | Туре | Opcode | Funct3 | | |
|---------|--------------------|---------------------------------------|---|-----------|----------|--------|--|--|
| | beq rs1 rs2 label | Branch if EQual | if (rs1 == rs2) PC = PC + offset | В | 110 0011 | 000 | | |
| | bge rs1 rs2 label | Branch if Greater or Equal (signed) | if (rs1 >= rs2) | В | 110 0011 | 101 | | |
| | bgeu rs1 rs2 label | Branch if Greater or Equal (Unsigned) | PC = PC + offset | В | 110 0011 | 111 | | |
| | blt rs1 rs2 label | Branch if Less Than (signed) | if (rs1 < rs2) | В | 110 0011 | 100 | | |
| | bltu rs1 rs2 label | Branch if Less Than (Unsigned) | PC = PC + offset | В | 110 0011 | 110 | | |
| Control | bne rs1 rs2 label | Branch if Not Equal | if (rs1 != rs2) PC = PC + offset | В | 110 0011 | 001 | | |
| ပိ | jal rd label | Jump And Link | rd = PC + 4 PC = PC + offset | J | 110 1111 | | | |
| | jalr rd rs1 imm | Jump And Link Register | rd = PC + 4 PC = rs1 + imm | I | 110 0111 | 000 | | |
| | auipc rd immu | Add Upper Immediate to PC | imm = immu << 12 rd = PC + imm | U | 001 0111 | | | |
| | lui rd immu | Load Upper Immediate | imm = immu << 12 rd = imm | U | 011 0111 | | | |
| Other | ebreak | Environment BREAK | Asks the debugger to do something (imm = 0) | Ι | 111 0011 | 000 | | |
| | ecall | Environment CALL | Asks the OS to do something (imm = 1) | I | 111 0011 | 000 | | |
| Ext | mul rd rs1 rs2 | MULtiply (part of mul ISA extension) | rd = rs1 * rs2 | (omitted) | | | | |

| # | Name | Description | # | Name | Desc |
|-------------|------------|----------------------------------|-------------|---------------|-----------------|
| x 0 | zero | Constant 0 | x16 | a6 | Args |
| x 1 | ra | Return Address | x17 | a7 | |
| x 2 | sp | Stack Pointer | x18 | s2 | |
| x 3 | gp | Global Pointer | x 19 | s3 | |
| x4 | tp | Thread Pointer | x 20 | s4 | ers |
| x 5 | t0 | _ | x21 | s5 | gist |
| x 6 | t1 | Temporary Registers | x22 | s6 | Re |
| x 7 | t2 | registers | x23 | s7 | Saved Registers |
| x 8 | s0 | Saved | x24 | s8 | Sa |
| x 9 | s1 | Registers | x25 | s9 | |
| x10 | a 0 | Function | x26 | s10 | |
| ×11 | a1 | Arguments or Return Values | x 27 | s11 | |
| x12 | a2 | | x 28 | t3 | es |
| x 13 | a 3 | Function | x29 | t4 | Temporaries |
| x14 | a4 | Arguments | x 30 | t5 | шрс |
| x 15 | a 5 | | x31 | t6 | 7e |
| Calle | r saved | l registers | | | |
| Calle | e save | d registers (e | xcept | x 0, g | p, tp) |

Immediates are sign-extended to 32 bits, except in I* type instructions

| Pseudoinstruction | Name | Description | Translation | | | | |
|-------------------|------------------------------|---|-----------------------|--|--|--|--|
| beqz rs1 label | Branch if EQuals Zero | if (rs1 == 0) PC = PC + offset | beq rs1 x0 label | | | | |
| bnez rs1 label | Branch if Not Equals Zero | <pre>if (rs1 != 0) PC = PC + offset</pre> | bne rs1 x0 label | | | | |
| j label | Jump | PC = PC + offset | jal x0 label | | | | |
| jal label | Jump and Link | PC = PC + offset ra = PC + 4 | jal ra label | | | | |
| jr rs1 | Jump Register | PC = rs1 | jalr x0 rs1 0 | | | | |
| la rd label | Load absolute Address | rd = &label | auipc, addi | | | | |
| li rd imm | Load Immediate | rd = imm | lui (if needed), addi | | | | |
| mv rd rs1 | MoVe | rd = rs1 | addi rd rs1 0 | | | | |
| neg rd rs1 | NEGate | rd = -rs1 | sub rd x0 rs1 | | | | |
| nop | No OPeration | do nothing | addi x0 x0 0 | | | | |
| not rd rs1 | bitwise NOT | rd = ~rs1 | xori rd rs1 -1 | | | | |
| ret | RETurn | PC = ra | jalr x0 x1 0 | | | | |

| 3 | 1 25 | 24 20 | 19 15 | 14 12 | 11 7 | 6 0 |
|----|--------------|---------------|-------|--------|-------------|--------|
| R | funct7 | rs2 | rs1 | funct3 | rd | opcode |
| I | imm[11 | :0] | rs1 | funct3 | rd | opcode |
| l* | funct7 | imm[4:0] | rs1 | funct3 | rd | opcode |
| S | imm[11:5] | rs2 | rs1 | funct3 | imm[4:0] | opcode |
| В | imm[12 10:5] | rs2 | rs1 | funct3 | imm[4:1 11] | opcode |
| U | | imm[31:1 | | rd | opcode | |
| J | im | ım[20 10:1 11 | | rd | opcode | |

Selected ASCII values

| HEX | DEC | CHAR | HEX | DEC | CHAR | HEX | DEC | CHAR | HEX | DEC | CHAR | HEX | DEC | CHAR | HEX | DEC | CHAR |
|------|-----|-------|------|-----|------|------|-----|------|------|-----|------|------|-----|------|------|-----|------|
| 0x20 | 32 | SPACE | 0x30 | 48 | 0 | 0x40 | 64 | @ | 0x50 | 80 | Р | 0x60 | 96 | ` | 0x70 | 112 | р |
| 0x21 | 33 | ! | 0x31 | 49 | 1 | 0x41 | 65 | А | 0x51 | 81 | Q | 0x61 | 97 | a | 0x71 | 113 | q |
| 0x22 | 34 | ** | 0x32 | 50 | 2 | 0x42 | 66 | В | 0x52 | 82 | R | 0x62 | 98 | b | 0x72 | 114 | r |
| 0x23 | 35 | # | 0x33 | 51 | 3 | 0x43 | 67 | С | 0x53 | 83 | S | 0x63 | 99 | С | 0x73 | 115 | S |
| 0x24 | 36 | \$ | 0x34 | 52 | 4 | 0x44 | 68 | D | 0x54 | 84 | Т | 0x64 | 100 | d | 0x74 | 116 | t |
| 0x25 | 37 | 0/0 | 0x35 | 53 | 5 | 0x45 | 69 | E | 0x55 | 85 | U | 0x65 | 101 | е | 0x75 | 117 | u |
| 0x26 | 38 | & | 0x36 | 54 | 6 | 0x46 | 70 | F | 0x56 | 86 | V | 0x66 | 102 | f | 0x76 | 118 | V |
| 0x27 | 39 | 1 | 0x37 | 55 | 7 | 0x47 | 71 | G | 0x57 | 87 | W | 0x67 | 103 | g | 0x77 | 119 | W |
| 0x28 | 40 | (| 0x38 | 56 | 8 | 0x48 | 72 | Н | 0x58 | 88 | Х | 0x68 | 104 | h | 0x78 | 120 | X |
| 0x29 | 41 |) | 0x39 | 57 | 9 | 0x49 | 73 | I | 0x59 | 89 | Y | 0x69 | 105 | i | 0x79 | 121 | У |
| 0x2A | 42 | * | 0x3A | 58 | : | 0x4A | 74 | J | 0x5A | 90 | Z | 0x6A | 106 | j | 0x7A | 122 | Z |
| 0x2B | 43 | + | 0x3B | 59 | ; | 0x4B | 75 | K | 0x5B | 91 | [| 0x6B | 107 | k | 0x7B | 123 | { |
| 0x2C | 44 | , | 0x3C | 60 | < | 0x4C | 76 | L | 0x5C | 92 | \ | 0x6C | 108 | 1 | 0x7C | 124 | |
| 0x2D | 45 | _ | 0x3D | 61 | = | 0x4D | 77 | М | 0x5D | 93 |] | 0x6D | 109 | m | 0x7D | 125 | } |
| 0x2E | 46 | | 0x3E | 62 | > | 0x4E | 78 | N | 0x5E | 94 | ^ | 0x6E | 110 | n | 0x7E | 126 | ~ |
| 0x2F | 47 | / | 0x3F | 63 | ? | 0x4F | 79 | 0 | 0x5F | 95 | _ | 0x6F | 111 | 0 | 0x00 | 0 | NULL |

C Format String Specifiers

| | or ormat ouring opcomers |
|---------------|---|
| Specifier | Output |
| d or i | Signed decimal integer |
| u | Unsigned decimal integer |
| 0 | Unsigned octal |
| X | Unsigned hexadecimal integer, lowercase |
| X | Unsigned hexadecimal integer, uppercase |
| f | Decimal floating point, lowercase |
| F | Decimal floating point, uppercase |
| е | Scientific notation (significand/exponent), lowercase |
| Е | Scientific notation (significand/exponent), uppercase |
| g | Use the shortest representation: %e or %f |
| G | Use the shortest representation: %E or %F |
| a | Hexadecimal floating point, lowercase |
| A | Hexadecimal floating point, uppercase |
| С | Character |
| s | String of characters |
| р | Pointer address |

IEEE 754 Floating Point Standard

| | Sign | Exponent | Significand |
|------------------|-------|-------------------------|-------------|
| Single Precision | 1 bit | 8 bits (bias = -127) | 23 bits |
| Double Precision | 1 bit | 11 bits (bias = -1023) | 52 bits |
| Quad Precision | 1 bit | 15 bits (bias = -16383) | 112 bits |


Standard exponent bias: - (2^{E-1}-1) where E is the number of exponent bits


SI Prefixes

| Size | Prefix | Symbol | Size | Prefix | Symbol | Size | Prefix | Symbol |
|-------------------|--------|--------|------------------|--------|--------|------------------------|--------|--------|
| 10 ⁻³ | milli- | m | 10 ³ | kilo- | k | 2 ¹⁰ | kibi- | Ki |
| 10 ⁻⁶ | micro- | μ | 10 ⁶ | mega- | М | 2 ²⁰ | mebi- | Mi |
| 10 ⁻⁹ | nano- | n | 10 ⁹ | giga- | G | 230 | gibi- | Gi |
| 10 ⁻¹² | pico- | р | 10 ¹² | tera- | Т | 240 | tebi- | Ti |
| 10 ⁻¹⁵ | femto- | f | 10 ¹⁵ | peta- | Р | 2 ⁵⁰ | pebi- | Pi |
| 10 ⁻¹⁸ | atto- | а | 10 ¹⁸ | еха- | E | 2 ⁶⁰ | exbi- | Ei |
| 10 ⁻²¹ | zepto- | z | 10 ²¹ | zetta- | Z | 2 ⁷⁰ | zebi- | Zi |
| 10 ⁻²⁴ | yocto- | у | 10 ²⁴ | yotta- | Y | 280 | yobi- | Yi |

Laws of Boolean Algebra

$$egin{array}{lll} x\cdot \overline{x} &= 0 & x+\overline{x} &= 1 & (xy)z &= x\,(yz) \ x\cdot 0 &= 0 & x+1 &= 1 & (x+y)+z &= x+(y+z) \ x\cdot 1 &= x & x+0 &= x & x\,(y+z) &= xy+xz \ x\cdot x &= x & x+x &= x & x+yz &= (x+y)\,(x+z) \ x\cdot y &= y\cdot x & x+y &= y+x & \overline{x\cdot y} &= \overline{x}+\overline{y} \ xy+x &= x & (x+y)x &= x & \overline{(x+y)} &= \overline{x}\cdot \overline{y} \ \end{array}$$





| Bit positi | on | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | |
|-------------------|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----|-----|-----|-----|-----|-----|-----|--|
| Encoded data bits | | р1 | p2 | d1 | p4 | d2 | d3 | d4 | р8 | d5 | d6 | d7 | d8 | d9 | d10 | d11 | p16 | d12 | d13 | d14 | d15 | |
| | р1 | ✓ | | ✓ | | ✓ | | ✓ | | 1 | | ✓ | | ✓ | | ✓ | | ✓ | | ✓ | | |
| Parity | p2 | | ✓ | ✓ | | | ✓ | ✓ | | | ✓ | ✓ | | | ✓ | ✓ | | | ✓ | ✓ | | |
| bit | p4 | | | | ✓ | ✓ | ✓ | ✓ | | | | | ✓ | ✓ | ✓ | ✓ | | | | | ✓ | |
| coverage | р8 | | | | | | | | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | | | | | | |
| | p16 | | | | | | | | | | | | | | | | 1 | 1 | ✓ | ✓ | ✓ | |