Skip to content

Conversation

ShadowCurse
Copy link
Contributor

@ShadowCurse ShadowCurse commented Jul 18, 2025

Changes

With disabling of nested virtualization on the CI instances, some cpu features/MSR are now host only.

Useful links: https://github.com/torvalds/linux/blob/6832a9317eee280117cd695fa885b2b7a7a38daf/arch/x86/include/asm/cpufeatures.h#L364-L383.

License Acceptance

By submitting this pull request, I confirm that my contribution is made under
the terms of the Apache 2.0 license. For more information on following Developer
Certificate of Origin and signing off your commits, please check
CONTRIBUTING.md.

PR Checklist

  • I have read and understand CONTRIBUTING.md.
  • I have run tools/devtool checkbuild --all to verify that the PR passes
    build checks on all supported architectures.
  • I have run tools/devtool checkstyle to verify that the PR passes the
    automated style checks.
  • I have described what is done in these changes, why they are needed, and
    how they are solving the problem in a clear and encompassing way.
  • I have updated any relevant documentation (both in code and in the docs)
    in the PR.
  • I have mentioned all user-facing changes in CHANGELOG.md.
  • If a specific issue led to this PR, this PR closes the issue.
  • When making API changes, I have followed the
    Runbook for Firecracker API changes.
  • I have tested all new and changed functionalities in unit tests and/or
    integration tests.
  • I have linked an issue to every new TODO.

  • This functionality cannot be added in rust-vmm.

Copy link

codecov bot commented Jul 18, 2025

Codecov Report

All modified and coverable lines are covered by tests ✅

Project coverage is 83.02%. Comparing base (5fab952) to head (568cf02).
Report is 2 commits behind head on main.

Additional details and impacted files
@@            Coverage Diff             @@
##             main    #5314      +/-   ##
==========================================
+ Coverage   82.96%   83.02%   +0.05%     
==========================================
  Files         250      250              
  Lines       26828    26828              
==========================================
+ Hits        22259    22273      +14     
+ Misses       4569     4555      -14     
Flag Coverage Δ
5.10-c5n.metal 83.47% <ø> (ø)
5.10-m5n.metal 83.46% <ø> (-0.01%) ⬇️
5.10-m6a.metal 82.68% <ø> (ø)
5.10-m6g.metal 79.13% <ø> (ø)
5.10-m6i.metal 83.46% <ø> (+<0.01%) ⬆️
5.10-m7a.metal-48xl 82.66% <ø> (?)
5.10-m7g.metal 79.13% <ø> (ø)
5.10-m7i.metal-24xl 83.42% <ø> (?)
5.10-m7i.metal-48xl 83.42% <ø> (?)
5.10-m8g.metal-24xl 79.12% <ø> (?)
5.10-m8g.metal-48xl 79.12% <ø> (?)
6.1-c5n.metal 83.51% <ø> (ø)
6.1-m5n.metal 83.51% <ø> (+<0.01%) ⬆️
6.1-m6a.metal 82.72% <ø> (-0.01%) ⬇️
6.1-m6g.metal 79.13% <ø> (ø)
6.1-m6i.metal 83.50% <ø> (-0.01%) ⬇️
6.1-m7a.metal-48xl 82.72% <ø> (?)
6.1-m7g.metal 79.13% <ø> (ø)
6.1-m7i.metal-24xl 83.52% <ø> (?)
6.1-m7i.metal-48xl 83.52% <ø> (?)
6.1-m8g.metal-24xl 79.12% <ø> (?)
6.1-m8g.metal-48xl 79.12% <ø> (?)

Flags with carried forward coverage won't be shown. Click here to find out more.

☔ View full report in Codecov by Sentry.
📢 Have feedback on the report? Share it here.

🚀 New features to boost your workflow:
  • ❄️ Test Analytics: Detect flaky tests, report on failures, and find test suite problems.

@ShadowCurse ShadowCurse marked this pull request as ready for review July 18, 2025 13:56
@ShadowCurse ShadowCurse self-assigned this Jul 18, 2025
@ShadowCurse ShadowCurse added Status: Awaiting review Indicates that a pull request is ready to be reviewed Type: Fix Indicates a fix to existing code labels Jul 18, 2025
Copy link
Contributor

@zulinx86 zulinx86 left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Could you leave notes in commit message about what those features are and why they are disabled when NV is disabled?

Nested virtualization is now disabled and some cpu features/MSRs now
should be marked as host only.

These cpu features/MSRs are described the AMD reference manual at
"SVM Revision and Feature Identification" section.

Signed-off-by: Egor Lazarchuk <yegorlz@amazon.co.uk>
Now this MSR is host only and not available in the guest.
Check AMD reference manual at "SVM Revision and Feature Identification"
section for more information.

Signed-off-by: Egor Lazarchuk <yegorlz@amazon.co.uk>
@ShadowCurse
Copy link
Contributor Author

@zulinx86 added a pointer to the section of the reference manual

@zulinx86
Copy link
Contributor

@zulinx86 added a pointer to the section of the reference manual

thx! double-checked them in https://github.com/torvalds/linux/blob/6832a9317eee280117cd695fa885b2b7a7a38daf/arch/x86/include/asm/cpufeatures.h#L364-L383.

@ShadowCurse ShadowCurse enabled auto-merge (rebase) July 18, 2025 15:25
@ShadowCurse ShadowCurse merged commit 7dfe276 into firecracker-microvm:main Jul 18, 2025
6 of 7 checks passed
@ShadowCurse ShadowCurse deleted the amd_no_nv branch July 18, 2025 16:01
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

Status: Awaiting review Indicates that a pull request is ready to be reviewed Type: Fix Indicates a fix to existing code

Projects

None yet

Development

Successfully merging this pull request may close these issues.

4 participants