# UNIVERSITY OF MORATUWA

# FACULTY OF ENGINEERING



# DESIGN AND IMPLEMENTATION OF MULTI CORE PROCESSOR FOR MATRIX MULTIPLICATION

EN3030: CIRCUITS AND SYSTEMS DESIGN

# PROJECT REPORT

DATE OF SUBMISSION: JULY 7, 2021

NAME	Index Number
Nimashi K. H.	170407U
Nusha M. N. F.	170415R
Palihakkara A. T.	170418E
De Silva K. D. M. K.	170106V

DEPARTMENT OF ELECTRONICS & TELECOMMUNICATIONS ENGINEERING

# **Abstract**

Design and Simulation of single core and multi core processors for matrix multiplication and a comparison of their performance.

This is a report of a project that uses the hardware description language Verilog to implement an instruction set architecture (ISA) designed by our team for the purpose of matrix multiplication. This system was implemented using Intel's Quartus Prime Lite and Altera Modelsim was used for the simulation of the implementation on an FPGA.

The project consists of three phases: ISA design, single core simulation and multi-core simulation. ISA design includes the design and optimization of the instruction set, micro instruction and datapath of the elements. Simulation of the single core processor for matrix multiplication was then done, after which the implementation for multi-core processor was done using the same ISA and similar modules as single-core, but with some modifications. The multi-core processor uses 8 cores, but less than this can be used by taking an input of the number of cores. The system was simulated and the functionality and execution time was analyzed for various test cases.

This report details the design, algorithm and logic and describes the components and modules used in building the processor. The report also compares the processing speed of our processors with the number of cores used.

# **Contents**

3.1 Storing the Matrix in the DRAM 3.2 Matrix Multiplication 3.3 Matrix Multiplication using Multiple Cores 3.4 The Algorithm for Matrix Multiplication 4 Architecture 4.1 State Diagram & Micro Instructions 4.2 Processor - Single Core 4.3 Processor - Multi Core 4.4 System Components 4.4.1 Core 4.4.2 Instruction Memory 4.4.3 IROM Controller 4.4.4 Data Memory 4.4.5 DRAM Controller 4.5 Core Components 4.5.1 Control Unit 4.5.2 ALU 4.6 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes 4.7 Registers 4.7 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address	Lis	st of ]	Figures	4
2	Lis	st of	Tables	4
2.1 Registers and Datapath 2.2 The Instruction Set 2.2.1 JPN7 2.2.2 COPY 2.2.3 IOAD 2.2.4 STORE 2.2.5 ASSIGN 2.2.6 MOVE, SET & GET 2.2.7 RESET, INC 2.2.8 ADD, MUL 2.19 NOOB, CHKIDLE 2.3 ISA: Summary  3 Algorithm Design 3.1 Storing the Matrix in the DRAM 3.2 Matrix Multiplication 3.3 Matrix Multiplication 3.3 Matrix Multiplication 3.3 Matrix Multiplication 3.4 The Algorithm for Matrix Multiplication 4 Architecture 4.1 State Diagram & Micro Instructions 4.2 Processor - Single Core 4.3 Processor - Multi Core 4.4 System Components 4.4.1 Core 4.4.2 Instruction Memory 4.4.3 IROM Controller 4.4.4 Data Memory 4.4.5 DRAM Controller 4.4.6 Muxes & Comparators 4.5.1 Control Unit 4.5.2 AUJ 4.6 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes 4.7.1 Program Counter (PC) 4.7.2 Address Registers 4.7.1 Virtle-Reset Registers 4.7.3 Read-Write Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 4.7.7 Write-Increment Registers 4.7.8 Write-Reset-Increment Registers 4.7.9 Write-Reset-Increment Registers 4.7.1 Virtle-Increment Registers 4.7.2 Virtle-Increment Registers 4.7.3 Write-Reset-Increment Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 5 Timing Diagrams of Instructions 5 1. FETCH 5.2.1 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address	1	Intr	roduction	6
2.2 The Instruction Set	2	Inst	truction Set Architecture	7
2.2 The Instruction Set		2.1	Registers and Datapath	7
2.2.1 JPNZ 2.2.2 COPY 2.2.3 IOAD 2.2.4 STORE 2.2.5 ASSIGN 2.2.6 MOVE, SET & GET 2.2.7 RESET, INC 2.2.8 ADD, MUI. 2.2.9 NOOB CHKIDLE 2.3 ISA: Summary  3 Algorithm Design 3.1 Storing the Matrix in the DRAM. 3.2 Matrix Multiplication using Multiple Cores 3.4 The Algorithm for Matrix Multiplication. 3.3 Matrix Multiplication using Multiple Cores 4.4 The Algorithm for Matrix Multiplication.  4 Architecture 4.1 State Diagram & Micro Instructions 4.2 Processor - Single Core 4.3 Processor - Single Core 4.4 System Components 4.4.1 Core 4.4.2 Instruction Memory 4.4.3 IROM Controller 4.4.4 Data Memory 4.4.5 DRAM Controller 4.5 Core Components 4.5.1 Control Unit 4.5.2 ALU 4.6 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes 4.7 Registers 4.7.1 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 4.7.7 Write-Increment Registers 4.7.8 United Diagrams of Instructions 5.1 FETCH 5.2 IUMP 5.2.1 ZFlag = 0 5.2.2 ZFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address		2.2		9
2.2.3   LOAD   2.2.4   STORE   2.2.5   ASSIGN   2.2.6   MOVE, SET & GET   2.2.7   RESET, INC   2.2.8   ADD, MUL   2.2.9   NOOP, CHKIDLE   2.3   ISA : Summary   3   Algorithm Design   3.1   Storing the Matrix in the DRAM   3.2   Matrix Multiplication   sing Multiple Cores   3.4   The Algorithm for Matrix Multiplication   3.3   Matrix Multiplication using Multiple Cores   3.4   The Algorithm for Matrix Multiplication   4   Architecture   4.1   State Diagram & Micro Instructions   4.2   Processor - Single Core   4.3   Processor - Single Core   4.4   System Components   4.4.1   Core   4.4.2   Instruction Memory   4.4.3   IROM Controller   4.4.4   Data Memory   4.4.5   DRAM Controller   4.4.4   Data Memory   4.5   DRAM Controller   4.5   Core Components   4.5.1   Control Unit   4.5.2   ALU   4.6   Muxes & Comparators   4.6.1   Data Bus   4.6.2   Comparator & its Muxes   4.7   Program Counter (PC)   4.7.2   Address Registers   4.7.1   Program Counter (PC)   4.7.2   Address Registers   4.7.4   Wite-Reset Registers   4.7.5   Write-Increment Registers   4.7.5   Write-Increment Registers   4.7.5   Write-Increment Registers   4.7.5   Write-Increment Registers   4.7.5   Urite Increment Registers   4.7.5   Uri				9
2.2.3   LOAD   2.2.4   STORE   2.2.5   ASSIGN   2.2.6   MOVE, SET & GET   2.2.7   RESET, INC   2.2.8   ADD, MUL   2.2.9   NOOP, CHKIDLE   2.3   ISA : Summary   3   Algorithm Design   3.1   Storing the Matrix in the DRAM   3.2   Matrix Multiplication   sing Multiple Cores   3.4   The Algorithm for Matrix Multiplication   3.3   Matrix Multiplication using Multiple Cores   3.4   The Algorithm for Matrix Multiplication   4   Architecture   4.1   State Diagram & Micro Instructions   4.2   Processor - Single Core   4.3   Processor - Single Core   4.4   System Components   4.4.1   Core   4.4.2   Instruction Memory   4.4.3   IROM Controller   4.4.4   Data Memory   4.4.5   DRAM Controller   4.4.4   Data Memory   4.5   DRAM Controller   4.5   Core Components   4.5.1   Control Unit   4.5.2   ALU   4.6   Muxes & Comparators   4.6.1   Data Bus   4.6.2   Comparator & its Muxes   4.7   Program Counter (PC)   4.7.2   Address Registers   4.7.1   Program Counter (PC)   4.7.2   Address Registers   4.7.4   Wite-Reset Registers   4.7.5   Write-Increment Registers   4.7.5   Write-Increment Registers   4.7.5   Write-Increment Registers   4.7.5   Write-Increment Registers   4.7.5   Urite Increment Registers   4.7.5   Uri			2.2.2 COPY	10
2.2.4   STORE   2.2.5   ASSIGN   2.2.6   MOVE, SET & GET   2.2.7   RESET, INC   2.2.8   ADD, MUL   2.2.9   NOOP, CHKIDLE   2.3   ISA : Summary   Start & Multiplication   3.1   Storing the Matrix in the DRAM   3.2   Matrix Multiplication   3.3   Matrix Multiplication   3.3   Matrix Multiplication   3.4   Matrix Multiplication   3.5   Matrix Multiplication   3.6   Matrix Multiplication   3.7   Matrix Multiplication   3.8   Matrix Multiplication   3.9   Matrix Multiplication   3.9   Matrix Multiplication   3.1   Matrix Multiplication   3.2   Matrix Multiplication   3.1   Matrix Multiplication   3.2   Matrix Multiplication   3.3   Matrix Multiplication   3.4   Multiplication   3.4				10
2.2.5 ASSIGN 2.2.6 MOVE, SET & GET 2.2.7 RESET, INC 2.2.8 ADD, MUL 2.2.9 NOOR, CHKIDLE 2.3 ISA: Summary  3 Algorithm Design 3.1 Storing the Matrix in the DRAM 3.2 Matrix Multiplication using Multiple Cores 3.4 The Algorithm for Matrix Multiplication.  4 Architecture 4.1 State Diagram & Micro Instructions 4.2 Processor - Multi Core 4.3 Processor - Multi Core 4.4 System Components 4.4.1 Core 4.4.2 Instruction Memory 4.4.3 IROM Controller 4.4.4 Data Memory 4.4.5 DRAM Controller 4.4.4 Data Memory 4.5 Core Components 4.5.1 Control Unit 4.5.2 ALU 4.6 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes 4.7 Program Counter (PC) 4.7.2 Address Registers 4.7.1 Program Counter (PC) 4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 5 Timing Diagrams of Instructions 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address				10
2.2.6 MOVE, SET & GET   2.2.7 RESET, INC   2.2.8 ADD, MUL   2.2.9 NOOP, CHKIDLE   2.3 ISA: Summary   3 Algorithm Design   3.1 Storing the Matrix in the DRAM   3.2 Matrix Multiplication using Multiple Cores   3.3 Matrix Multiplication using Multiple Cores   3.4 The Algorithm for Matrix Multiplication   4 Architecture   4.1 State Diagram & Micro Instructions   4.2 Processor - Single Core   4.3 Processor - Multi Core   4.4 System Components   4.4.1 Core   4.4.2 Instruction Memory   4.4.3 IROM Controller   4.4.4 Data Memory   4.4.5 DRAM Controller   4.4.4 Data Memory   4.4.5 DRAM Controller   4.5 Core Components   4.5.1 Control Unit   4.5.2 ALU   4.5 Lordrol Unit   4.5.2 ALU   4.6 Muxes & Comparators   4.6.1 Data Bus   4.6.2 Comparator & its Muxes   4.7.1 Program Counter (PC)   4.7.2 Address Register (AR)   4.7.3 Read-Write Registers   4.7.4 Write-Reset Registers   4.7.4 Write-Reset Registers   4.7.5 Write-Increment Registers   4.7.6 Write-Reset-Increment Registers   4.7.6 Write-Reset-Increment Registers   4.7.6 Write-Reset-Increment Registers   5 Timing Diagrams of Instructions   5.1 FETCH   5.2 JUMP   5.2.1 zFlag = 0   5.2.2 zFlag = 1   5.3 COPY   5.3.1 Fetching Copy Address				10
2.2.7 RESET, INC   2.2.8 ADD, MUL   2.2.9 NOOP, CHKIDLE   2.3 ISA: Summary   3 Algorithm Design   3.1 Storing the Matrix in the DRAM   3.2 Matrix Multiplication using Multiple Cores   3.4 The Algorithm for Matrix Multiplication   4 Architecture   4.1 State Diagram & Micro Instructions   4.2 Processor - Single Core   4.3 Processor - Multi Core   4.4 System Components   4.4.1 Core   4.4.2 Instruction Memory   4.4.3 IROM Controller   4.4.4 Data Memory   4.4.5 DRAM Controller   4.4.4 Data Memory   4.4.5 DRAM Controller   4.4.5 DRAM Controller   4.5.1 Control Unit   4.5.2 ALU   4.6 Muxes & Comparator & its Muxes   4.6.1 Data Bus   4.6.2 Comparator & its Muxes   4.7.1 Program Counter (PC)   4.7.2 Address Register (AR)   4.7.3 Read-Write Registers   4.7.4 Write-Reset Registers   4.7.5 Write-Increment Registers   4.7.5 Write-Increment Registers   4.7.6 Write-Reset-Increment Registers   4.7.6 Write-Reset-Increment Registers   4.7.6 Write-Reset-Increment Registers   4.7.6 Write-Reset-Increment Registers   4.7.7 Write-Reset-Increment Registers   4.7.8 Write-Reset-Increment Registers   4.7.9 Write-Reset-Increment Registers   4.7.1 FETCH   5.2 JUMP   5.2.1 ZFlag = 0   5.2.2 ZFlag = 1   5.3 COPY   5.3.1 Fetching Copy Address				11
2.2.8 ADD, MUL   2.2.9 NOOP CHKIDLE   2.3 ISA: Summary   3   Algorithm Design   3.1   Storing the Matrix in the DRAM   3.2   Matrix Multiplication   3.3   Matrix Multiplication using Multiple Cores   3.4   The Algorithm for Matrix Multiplication   4   Architecture   4.1   State Diagram & Micro Instructions   4.2   Processor - Single Core   4.3   Processor - Single Core   4.4   System Components   4.4   Core   4.4   Core   4.4   Istruction Memory   4.4   Istruction Memory   4.4   Bata Memory   4.4   Data Memory   4.4   Data Memory   4.5   DRAM Controller   4.5   DRAM Controller   4.5   DRAM Control Unit   4.5   A.5   Control Unit   4.5   A.5   ALU   A.6   Muxes & Comparator & its Muxes   4.6   Data Bus   4.6   Data Bus   4.6   Comparator & its Muxes   4.7   Program Counter (PC)   4.7   2   Address Register (AR)   4.7   Read-Write Registers   4.7   Write-Reset Reg				11
2.3 ISA: Summary  3.1 Storing the Matrix in the DRAM 3.2 Matrix Multiplication 3.3 Matrix Multiplication using Multiple Cores 3.4 The Algorithm for Matrix Multiplication.  4.2 Processor - Single Core 4.1 State Diagram & Micro Instructions 4.2 Processor - Single Core 4.3 Processor - Single Core 4.4 System Components 4.4.1 Core 4.4.2 Instruction Memory 4.4.3 IROM Controller 4.4.4 Data Memory 4.4.5 DRAM Controller 4.4.6 Muxes & Comparators 4.5.1 Control Unit 4.5.2 ALU 4.6 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes 4.7 Registers 4.7.1 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.4 Write-Reset-Increment Registers 4.7.5 Write-Reset-Increment Registers 5.7 Iming Diagrams of Instructions 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address			2.2.8 ADD, MUL	11
3 Algorithm Design 3.1 Storing the Matrix in the DRAM. 3.2 Matrix Multiplication using Multiple Cores 3.3 Matrix Multiplication using Multiple Cores 3.4 The Algorithm for Matrix Multiplication.  4 Architecture 4.1 State Diagram & Micro Instructions 4.2 Processor - Single Core 4.3 Processor - Multi Core 4.4 System Components 4.4.1 Core 4.4.2 Instruction Memory 4.4.3 IROM Controller 4.4.4 Data Memory 4.4.5 DRAM Controller 4.5 Core Components 4.5.1 Control Unit 4.5.2 ALU 4.6 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes 4.7 Registers 4.7.1 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 4.7.6 Write-Reset-Increment Registers 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address			2.2.9 NOOP, CHKIDLE	12
3 Algorithm Design 3.1 Storing the Matrix in the DRAM. 3.2 Matrix Multiplication using Multiple Cores 3.3 Matrix Multiplication using Multiple Cores 3.4 The Algorithm for Matrix Multiplication.  4 Architecture 4.1 State Diagram & Micro Instructions 4.2 Processor - Single Core 4.3 Processor - Multi Core 4.4 System Components 4.4.1 Core 4.4.2 Instruction Memory 4.4.3 IROM Controller 4.4.4 Data Memory 4.4.5 DRAM Controller 4.5 Core Components 4.5.1 Control Unit 4.5.2 ALU 4.6 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes 4.7 Registers 4.7.1 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 4.7.6 Write-Reset-Increment Registers 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address		2.3	ISA: Summary	12
3.1 Storing the Matrix in the DRAM 3.2 Matrix Multiplication 3.3 Matrix Multiplication using Multiple Cores 3.4 The Algorithm for Matrix Multiplication 4 Architecture 4.1 State Diagram & Micro Instructions 4.2 Processor - Single Core 4.3 Processor - Multi Core 4.4 System Components 4.4.1 Core 4.4.2 Instruction Memory 4.4.3 IROM Controller 4.4.4 Data Memory 4.4.5 DRAM Controller 4.5 Core Components 4.5.1 Control Unit 4.5.2 ALU 4.6 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes 4.7 Registers 4.7.1 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 4.7.7 Write-Increment Registers 4.7.8 UMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address				
3.2 Matrix Multiplication 3.3 Matrix Multiplication using Multiple Cores 3.4 The Algorithm for Matrix Multiplication.  4 Architecture 4.1 State Diagram & Micro Instructions 4.2 Processor - Single Core 4.3 Processor - Multi Core 4.4 System Components 4.4.1 Core 4.4.2 Instruction Memory 4.4.3 IROM Controller 4.4.4 Data Memory 4.4.5 DRAM Controller 4.5 Core Components 4.5.1 Control Unit 4.5.2 ALU 4.6 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes 4.7 Registers 4.7.1 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Increment Registers 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address	3	Algo		14
3.3 Matrix Multiplication using Multiple Cores 3.4 The Algorithm for Matrix Multiplication.  4 Architecture 4.1 State Diagram & Micro Instructions 4.2 Processor - Single Core 4.3 Processor - Multi Core 4.4 System Components 4.4.1 Core 4.4.2 Instruction Memory 4.4.3 IROM Controller 4.4.4 Data Memory 4.4.5 DRAM Controller 4.5 Core Components 4.5.1 Control Unit 4.5.2 ALU 4.6 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes 4.7 Registers 4.7.1 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 5 Timing Diagrams of Instructions 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address		3.1		14
3.4 The Algorithm for Matrix Multiplication.  4 Architecture 4.1 State Diagram & Micro Instructions 4.2 Processor - Single Core 4.3 Processor - Multi Core 4.4 System Components 4.4.1 Core 4.4.2 Instruction Memory 4.4.3 IROM Controller 4.4.4 Data Memory 4.4.5 DRAM Controller 4.5 Core Components 4.5.1 Control Unit 4.5.2 ALU 4.6 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes 4.7 Registers 4.7.1 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address		3.2	*	15
4 Architecture 4.1 State Diagram & Micro Instructions 4.2 Processor - Single Core 4.3 Processor - Multi Core 4.4 System Components 4.4.1 Core 4.4.2 Instruction Memory 4.4.3 IROM Controller 4.4.4 Data Memory 4.4.5 DRAM Controller 4.5 Core Components 4.5.1 Control Unit 4.5.2 ALU 4.6 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes 4.7 Registers 4.7.1 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset Increment Registers 5 Timing Diagrams of Instructions 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address		3.3		15
4.1 State Diagram & Micro Instructions 4.2 Processor - Single Core 4.3 Processor - Multi Core 4.4 System Components 4.4.1 Core 4.4.2 Instruction Memory 4.4.3 IROM Controller 4.4.4 Data Memory 4.4.5 DRAM Controller 4.5 Core Components 4.5.1 Control Unit 4.5.2 ALU 4.6 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes 4.7 Registers 4.7.1 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 5 Timing Diagrams of Instructions 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address		3.4	The Algorithm for Matrix Multiplication	15
4.1 State Diagram & Micro Instructions 4.2 Processor - Single Core 4.3 Processor - Multi Core 4.4 System Components 4.4.1 Core 4.4.2 Instruction Memory 4.4.3 IROM Controller 4.4.4 Data Memory 4.4.5 DRAM Controller 4.5 Core Components 4.5.1 Control Unit 4.5.2 ALU 4.6 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes 4.7 Registers 4.7.1 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 5 Timing Diagrams of Instructions 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address	1	Arcl	hitactura	17
4.2 Processor - Single Core 4.3 Processor - Multi Core 4.4 System Components 4.4.1 Core 4.4.2 Instruction Memory 4.4.3 IROM Controller 4.4.4 Data Memory 4.4.5 DRAM Controller 4.5 Core Components 4.5.1 Control Unit 4.5.2 ALU 4.6 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes 4.7 Registers 4.7.1 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 5 Timing Diagrams of Instructions 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address	4			17
4.3 Processor - Multi Core 4.4 System Components 4.4.1 Core 4.4.2 Instruction Memory 4.4.3 IROM Controller 4.4.4 Data Memory 4.4.5 DRAM Controller 4.5 Core Components 4.5.1 Control Unit 4.5.2 ALU 4.6 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes 4.7 Registers 4.7.1 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 5 Timing Diagrams of Instructions 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address				21
4.4 System Components 4.4.1 Core 4.4.2 Instruction Memory 4.4.3 IROM Controller 4.4.4 Data Memory 4.4.5 DRAM Controller 4.5 Core Components 4.5.1 Control Unit 4.5.2 ALU 4.6 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes 4.7 Registers 4.7.1 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 5 Timing Diagrams of Instructions 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address			<u> </u>	21
4.4.1 Core 4.4.2 Instruction Memory 4.4.3 IROM Controller 4.4.4 Data Memory 4.4.5 DRAM Controller 4.5 Core Components 4.5.1 Control Unit 4.5.2 ALU 4.6 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes 4.7 Registers 4.7.1 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address				23
4.4.2 Instruction Memory 4.4.3 IROM Controller 4.4.4 Data Memory 4.4.5 DRAM Controller 4.5 Core Components 4.5.1 Control Unit 4.5.2 ALU 4.6 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes 4.7 Registers 4.7.1 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address		4.4		23
4.4.3 IROM Controller 4.4.4 Data Memory 4.4.5 DRAM Controller  4.5 Core Components 4.5.1 Control Unit 4.5.2 ALU  4.6 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes  4.7 Registers 4.7.1 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address				23
4.4.4 Data Memory 4.4.5 DRAM Controller  4.5 Core Components 4.5.1 Control Unit 4.5.2 ALU  4.6 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes  4.7 Registers 4.7.1 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address			·	23 24
4.4.5 DRAM Controller  4.5 Core Components 4.5.1 Control Unit 4.5.2 ALU  4.6 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes  4.7 Registers 4.7.1 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address				25
4.5 Core Components 4.5.1 Control Unit 4.5.2 ALU  4.6 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes  4.7 Registers 4.7.1 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address			·	26
4.5.1 Control Unit 4.5.2 ALU  4.6 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes  4.7 Registers 4.7.1 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address		4 5		26
4.5.2 ALU  4.6 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes  4.7 Registers 4.7.1 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address		4.3		26
4.6.1 Muxes & Comparators 4.6.1 Data Bus 4.6.2 Comparator & its Muxes 4.7 Registers 4.7.1 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address				28
4.6.1 Data Bus 4.6.2 Comparator & its Muxes  4.7 Registers 4.7.1 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address		1 G		20 29
4.6.2 Comparator & its Muxes  4.7 Registers  4.7.1 Program Counter (PC)  4.7.2 Address Register (AR)  4.7.3 Read-Write Registers  4.7.4 Write-Reset Registers  4.7.5 Write-Increment Registers  4.7.6 Write-Reset-Increment Registers  5.1 FETCH  5.2 JUMP  5.2.1 zFlag = 0  5.2.2 zFlag = 1  5.3 COPY  5.3.1 Fetching Copy Address		4.0		29 29
4.7 Registers  4.7.1 Program Counter (PC)  4.7.2 Address Register (AR)  4.7.3 Read-Write Registers  4.7.4 Write-Reset Registers  4.7.5 Write-Increment Registers  4.7.6 Write-Reset-Increment Registers  5.1 FETCH  5.2 JUMP  5.2.1 zFlag = 0  5.2.2 zFlag = 1  5.3 COPY  5.3.1 Fetching Copy Address				29 29
4.7.1 Program Counter (PC) 4.7.2 Address Register (AR) 4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address		17		31
4.7.2 Address Register (AR). 4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address		4.7		31
4.7.3 Read-Write Registers 4.7.4 Write-Reset Registers 4.7.5 Write-Increment Registers 4.7.6 Write-Reset-Increment Registers  5 Timing Diagrams of Instructions 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address			8	31
4.7.4 Write-Reset Registers . 4.7.5 Write-Increment Registers . 4.7.6 Write-Reset-Increment Registers .  5 Timing Diagrams of Instructions . 5.1 FETCH . 5.2 JUMP . 5.2.1 zFlag = 0 . 5.2.2 zFlag = 1 . 5.3 COPY . 5.3.1 Fetching Copy Address .				32
4.7.5 Write-Increment Registers				33
4.7.6 Write-Reset-Increment Registers  5 Timing Diagrams of Instructions 5.1 FETCH 5.2 JUMP 5.2.1 zFlag = 0 5.2.2 zFlag = 1 5.3 COPY 5.3.1 Fetching Copy Address				33
5 Timing Diagrams of Instructions  5.1 FETCH  5.2 JUMP  5.2.1 zFlag = 0  5.2.2 zFlag = 1  5.3 COPY  5.3.1 Fetching Copy Address				34
5.1 FETCH			4.7.0 Wille-Reset-Increment Registers	34
5.1 FETCH	5	Tim	ning Diagrams of Instructions	35
5.2 JUMP				35
5.2.1 zFlag = 0				36
5.2.2 zFlag = 1				36
5.3 COPY				36
5.3.1 Fetching Copy Address		5.3		37
9 27				37
0.0.2 Muuroo aooiginiig ioi cacii cole			5.3.2 Address assigning for each core	37

	5.3.3 Fetching from Data Memory	38
	5.4 LOAD	38
	5.5 STORE	39
	5.6 ASSIGN	39
	5.7 RESET	40
	5.8 MOVE	40
	5.9 SET	40
	5.10 MUL	41
	5.11 ADD	41
	5.12 INC	42
	5.13 CHK_IDLE	42
	5.14 GET	42
6	Results	43
7	Limitations of the system	46
8	Compiler - Python Program	47
9	References	48
10	) Appendix	49
	10.1 Processor	49
	10.2 Core	51
	10.3 Data Memory Controller	53
	10.4 Data Memory	75
	10.5 Instruction Memory Controller	76
	10.6 Instruction Memory	82
	10.7 Control Unit	82
	10.8 Arithmetic and Logic Unit	102
		103
	10.10Comparator	104
	10.11Program Counter(PC)	104
	10.12Address Register (AR)	104
	10.13Read-Write Register	
	10.14Write-Reset Register	
	10.15Write-Increment Register	105
	10 16Write-Reset-Increment Register	106

# List of Figures

2.1	Data Path of the Core	8
2.2	Instruction Types	9
2.3	JPNZ Flowchart	9
2.4	Check_Idle Flow Chart	12
3.1	Storing the Matrix in DRAM	
3.2	Multiple cores accessing the First Matrix in Dram	
4.1	Control Unit State Diagram	
4.2	Single Core Processor	
4.3	Core Module	
4.4	Instruction Memory Module	
4.5	Instruction Memory Controller	
	Data Memory Module	
	Memory Allocations for the cores	
4.7		
4.8	Control Unit	
	ALU Module	
	ALU & AC register	
	Data-bus Multiplexer Module	
	Comparator and Comp-Muxes Block Diagram	
	Comparator Bus Mux	
	Comparator	
4.15	Program Counter PC Register	31
4.16	Address Register AR	31
4.17	Read-Write Register	32
	Reset-Write Register	
	Write-Increment Register	
	Reset-Increment Register	
5.1		
5.2	Clock cycles of JUMP (z = 0)	
5.3	Clock cycles of JUMP (z = 1)	
5.4	Clock cycles of COPY (fetching Copy Address)	
5.5	Clock cycles of COPY 3A (Increment Addresses)	
5.6	Clock cycles of storing data in registers	
5.7	Clock cycles of LOAD	
5.8	Clock cycles of STORE	
5.9	Clock cycles of ASSIGN	
	Clock cycles of RESET	
	Clock cycles of MOVE	
	Clock cycles of SET	40
	Clock cycles of MUL	41
5.14	Clock cycles of ADD	41
5.15	Clock cycles of INC	42
5.16	Clock cycles of CHK_IDLE	42
5.17	Clock cycles of GET	42
6.1	Result Comparison	43
6.2	DRAM output for 8-cores processing	44
6.3	DRAM output for 4-cores processing	44
6.4	Matrix Multiplication Time Comparison	45
8.1	Input and the Output of the Python Programme	47
	· · · · · · · · · · · · · · · · · · ·	

# **List of Tables**

1.1	ISA Design	6
	Processor Design	
2.1	Registers: Description & Types	7
4.2	Components of Single Core Processor	21
4.3	Components of Multi Core Processor	21
4.4	Multi-core Processor - Core Signals	23
4.5	IROM Controller Control Signals	24
4.6	Control signals	27
6.1	Test cases	45

### 1 Introduction

Processor design involves making decisions on the trade-off between various factors such as the size of the Instruction Set and complexity of the Processor. The REMM (Row-based Eight-core Matrix Multiplier) processor designed and simulated in this project is optimized for matrix multiplication.

Matrix Multiplication is one of the basic computing processes for various complex algorithms. The advent of various vector based processor systems shows this importance in modern computing. The REMM processor is an implementation of a multi-core matrix multiplying processor which has been designed with 15 instructions and a elegant and smooth functionality for basic matrix multiplication.

REMM works with an 8-bit wide 256 deep Instruction memory, an 8-bit wide 256 deep data memory, a data memory controller, an instruction memory controller and 8 processing units, called cores, each of which read and execute the same program instructions.

For the multi-core processor, two special modules, DRAM controller and IROM controller are included. They are setup to give synchronous data memory and instruction memory allocation to each active core. They handle the conflict created by multiple memory access by sending memory-available signals as control signals to each core.

Data memory is a commonly accessible module which is can be read by all the cores. For writing into the memory, the DRAM is divided and allocated for each of the 8 cores separately. Memory utilization is optimized considering the multi core processing at the given execution time.

The number of cores used for a given execution of the REMM can be changed by the python compiler and a comparison can be done as to how multi core processing enhances the performance and efficiency of the processing a matrix multiplication.

The corresponding compiler program which scans the text file where the algorithm is codified using human-readable language and then translated in to hexadecimal values and sent to the instruction memory.

The system was coded in Verilog HDL using Intel Quartus II Prime Lite and simulated using Altera Modelsim software.

Additionally, since the width and depth of the data memory are parameters in the core module, along with the register width, data memory width and depth, these can be modified to multiply large-scale matrices.

Table 1.1: ISA Design

No. of Instructions : 15
No. of Micro instructions : 59
Avg. of clock cycles/instruction : 5.2

(including FETCH cycle

No. of registers : 18

Table 1.2: Processor Design

No. of cores : 8

#### 2 **Instruction Set Architecture**

Designing of the Instruction Set Architecture involves determining the necessary instructions and instruction types, the number and type of registers and the overall data path of how the different modules are connected.

# 2.1 Registers and Datapath

Register	Size	Туре	Name	Description
PC	8	PC	Program Counter	Connected to the IROM address bar. Contains the address of the next instruction to be read from Instruction Memory.
IR	8	W	Instruction Register	Connected to the data output of the instruction memory. Receives instruction and sends it to the control unit.
AR	8	AR	Address Register	Connected to the DRAM address bar. Contains the address of the memory element to be read from Data Memory. Also connected to data bus and can be read and written.
DR	8	W	Data Register	Connected to the DRAM data bar. Anything to be written to or being read from DRAM will be stored here.
RR	8	W	Row Register	
M1	8	W	Register M1	Connected within the core registers. Used to store data about the matrices. Write only happens once and store
K1	8	W	Register K1	the value.
N1	8	W	Register N1	
M2	8	RI	Register M2	Connected within the core registers. Head to store date
K2	8	RI	Register K2	Connected within the core registers. Used to store data about the matrices. Data is written and manipulated.
N2	8	RI	Register N2	as out the management of the m
T4	8	RW	Register T4	Used to store the calculated address information for DRAM access. It is used to write only once and store the value.
C1	8	W	Register C1	Connected within the core, used to store addresses for
C2	8	WI	Register C2	DRAM access. These registers functioning as address
C3	8	WI	Register C3	pointers on a higher level.
RP	8	W	Multiplier Register	Used to store the result of ALU operations
RT	8	WR	Temporary Register	Osca to store the result of ALO operations
AC	8	WR	Accumulator	Used to store the most recent calculated value of the ALU.

Table 2.1: Registers: Description & Types

 $<sup>^{1}</sup>$  W - read/write registers  $^{2}$  WR - write/reset registers

<sup>&</sup>lt;sup>3</sup> WI - write/increment registers

<sup>&</sup>lt;sup>4</sup> WRI - write/reset/increment registers

<sup>&</sup>lt;sup>5</sup> AR & PC are unique types




Figure 2.1: Data Path of the Core

### 2.2 The Instruction Set

Type A Op-code Parameter

Type B Op-code Parameter Operand

8 bits 8 bits

Figure 2.2: Instruction Types

The types of instructions used in this processor can be categorized into two categories:

Type A Consists of 4 bits of Op-code & 4 bits of Parameter.

Type B Consists of 4 bits of Op-code & 4 bits of Parameter followed by 8-bits of Operand which contains a memory address.

The instructions require a **fetch** cycle and an **execute** cycle to run. Each fetch cycle, as will be displayed in detail in Figure **??**, requires 3 clock cycles in addition to the number of clock cycles taken by the instruction execution, our design maximizes the action that is done during execution, while at the same time providing enough flexibility to modify and have high-level clarity in the ISA.

### 2.2.1 JPNZ




Figure 2.3: JPNZ Flowchart

JPNZ instruction stands for "JumP if Not Zero" and it uses the input of the zero flag to check whether a Jump should be carried out to continue the loop.

There are three parameters for the JPNZ instruction and each of these parameters will start a comparison of two different registers as shown. This instruction is used to smoothly continue in the two events that a given loop when doing matrix multiplication has to be repeated, or to continue to the next instruction.

It can be entered as a 16 bit instruction in the instruction memory, spanning two 8 bit storage elements. The first 8 bits contain the complete instruction and the next 8 bits contain the address of the next address that the program counter (PC) has to point to i.e. the next instruction that will be fetched.

```
Jump if:
    reg M1 - reg M2 != 0;
    reg K1 - reg K2 != 0;
    reg N1 - reg N2 != 0;
Jump to:
    LOOP1;
    LOOP2;
    LOOP2;
```

### 2.2.2 COPY

COPY instruction is an 8-bit instruction which copies from the DR register to the relevant other register.

This instruction has five parameters which are used to copy to five different registers. These registers are used in this customized processor to store the size of the matrices to be multiplied and other information about the matrices for easy manipulation of the matrix, such as jumping to the next row or column.

```
COPY of:
    reg DR;
COPY to:
    reg M1 <= M;
    reg K1 <= K;
    reg N1 <= N;
    reg R1 <= R;
    reg T1 <= T;</pre>
```

#### 2.2.3 LOAD

LOAD instruction is used to read the elements from the DRAM. In this customized processor, this instruction carried out with the use of two pointer registers while the actual register pointing to the address bar of the DRAM is the Address Register AR. LOAD therefore has two parameters.

```
LOAD:
reg AR <= reg C1;
reg AR <= reg C2;
```

### **2.2.4 STORE**

STORE is the instruction used to store elements in the DRAM. Elements in the register RT are stored, by first sending them to Data Register DR which is used to connect to the DRAM. his instruction has only one parameter that is necessary for this matrix multiplication customized processor.

### **2.2.5 ASSIGN**

The ASSIGN instruction was defined to assign the addresses to the pointer registers C1 and C2. This instruction has two parameters and it is a Type B instruction which means that the following word contains the address that has to be assigned.

```
ASSIGN to:
reg C1 <= address[element of matrix 1];
reg C2 <= address[element of matrix 2];
```

### 2.2.6 MOVE, SET & GET

These instructions are used for register-to-register type data transfer. MOVE instruction is used to move what is in the ALU's register AC to the relevant register. It has four parameters which determine where the data is moved to.

```
MOVE to:

reg RP;
reg RT;
reg C1;
reg C3;
MOVE from:
reg AC;
```

SET instruction is used to set AC value as whatever is in a given register. SET is used to read an output from an ALU operation and it has 3 parameters for this processor implementation.

```
SET to:
    reg AC;
SET from:
    reg C1;
    reg DR;
    reg K1;
```

GET is an instruction that is used to get a register value from another register: here this is specifically used to get the address T4 stored in Reg T4 to the Reg C1 pointer register. This is used for the core to return to the beginning of the matrix as an alternative to spending several clock cycles on calculating this value or fetching it from IROM.

```
GET to:
    reg C1;
GET from:
    reg T4;
```

# **2.2.7 RESET, INC**

RESET and INC are instructions that are specific to Reset/Increment, Reset/Write and Increment/Write type registers as the register name indicates. Both of these instructions are Type A instructions with no operand. RESET enabled registers include five registers, and there are four parameters which reset them:

```
RESET all:
reg AC;
reg RT;
reg RM2;
reg RN2;
reg RK2;
RESET:
reg RT;
reg RK2;
reg RK2;
```

INC enabled registers include four registers, each of which can be incremented individually. These registers are either used to act as counters for smooth transition to the next loop during the matrix multiplication, or they are pointers to increment the DRAM address pointer.

```
INC:
    reg M2;
    reg K2;
    reg N2;
    reg C2;
    reg C3;
```

### 2.2.8 ADD, MUL

There are two ALU operations used in this microprocessor for matrix multiplication. They are addition and multiplication. Considering the application-specific nature of the processor, an accumulative operation for both addition and multiplication was found to be the best option.

ADD has four parameters and there are four registers which can be used to make an accumulative addition.

```
ADD to:
reg AC;
ADD:
reg RT;
reg M1;
reg M2;
```

MUL is used for accumulative multiplication. Each element is multiplied and stored in register RP. Reg RP acts as a temporary register to hold the value that is about to be multiplied.

```
MUL to:
    reg AC;
MUL:
    reg RP;
```

### 2.2.9 NOOP, CHKIDLE

These instructions are used to directly control the status of the processor.

NOOP or NO OPeration is an instruction that is used to pass an empty clock cycle, after which the next instruction is fetched and executed. The processor/core is active while this operation is run and it can be used to control clock delays.

CHKIDLE (from CHecK IDLE) is an instruction that checks whether the core is idle.




Figure 2.4: Check\_Idle Flow Chart

When this instruction is passed, the flag CHKIDLE will be compared, and if the core is active, the rest of the instructions will be passed. If this returns an IDLE status, then the core is moved to END Operation mode and passes an inactive signal for the rest of the algorithm.

# 2.3 ISA: Summary

A summary of the instructions, function, parameters and the number of clock cycles taken per instruction (without the fetch cycle) is given below. (Each instruction takes three clock cycles to run the fetch cycle.)

# Summary of the Instruction Set Architecture

	OPCODE	Parameters	OPCODE	Example	Description	CLK
	0000		NOOP	NOOP	No operation	1
	1101		CHECK_IDLE	CHK_IDLE	Make processor idle	2
Branching and looping	0001	0- loopM 1- loopK 2- loopN	JUMP	JUMPM	Jump to instruction address  Parameter: Next executing loop	5
	0010	0- M1    M3 1- K1 2- N1 3- RR 4- RT	СОРУ	COPY [M1]	Copy values from DRAM to a read write register Parameters: Register names or allocated memory initiate number	7
Memory	0011	0- C1 1- C2	LOAD	LOAD [C1]	Load values from DRAM to AC Parameters: Memory location addresss	4
	0100		STORE	STORE	Store vaues in DRAM	4
	0101	0- C1 1- C2	ASSIGN	ASSIGN [C1]	Assign address from DRAM to pointers  Parameters: Pointer names	3
	0110	0- ALL 1- N2 2- K2 3- RT	RESET	RESET [ALL]	Reset one or many registers  Parameters: Register names	1
General	0111	0- RP 1- RT 2- C1 3- C3	MOVE	MOVE [RP]	Move values from AC to a read write register or a ponter  Parameters: Register or pointer names	1
	1110		GET	GET	Move value from RT to C3 pointer	1
	1000	0- C1 1- DR 2- K1	SET	SET [C1]	Move values from a register to AC  Parameters: Register names	1
	1001		MUL	MUL	Multiply AC by given value	1
etic	1010	0- RT 1- M1 2- M2 3- MEM	ADD	ADD [RT]	Add given register to AC, Parameters are register names  Parameters: Register names	1
Arithmetic	1011	0- C2 1- C3 2- M2 3- K2 4- N2	INC	INC [C2]	Increment increment-type registers and pointers by one Parameters: GP and pointers names	1

# 3 Algorithm Design

Since the REMM processor is built customized to handle simple matrix multiplication, the program algorithm is an important part of how the processor was designed. We selected the most optimal definitions and commands in order to get an accurate algorithm for matrix multiplication that will consume the minimum possible number of clock cycles, require less instructions, and make sense when read by humans.

Entering the matrices into the DRAM is vital to how the algorithm will run. In order for an efficient matrix multiplication at the low-level machine language, some information about the matrices being multiplied is always necessary. This includes the number of rows and columns of each of the two matrices being multiplied.

We define two matrices A and B, which will be multiplied in the following manner:

$$C_{M \times K} = A_{M \times N} \times B_{N \times K}$$

## 3.1 Storing the Matrix in the DRAM

When storing the matrices, the values of each of the two matrices are written column-wise into the DRAM. This can be described as writing the transposed matrix row-wise into the DRAM. This approach was selected for our design for multiple reasons:

- 1. To simplify the algorithm by being able to access the **second matrix's next element** and to locate the **next row of the first matrix** with a simple pointer increment. This avoids the necessity of making some unnecessary calculations to find the next element.
- 2. To reduce the complexity of the ISA that would have been necessary to carry out those calculations.
- 3. It also has the effect of increasing the efficiency of the program.




Figure 3.1: Storing the Matrix in DRAM

# 3.2 Matrix Multiplication

The algorithm consists of three loops which iterate according to the *branching* and *looping* control signal output by the control unit to load the corresponding elements of each of the two matrices and process the matrix multiplication, which consists of multiplying individual elements and adding them to get each resultant matrix element. The output matrix is stored row-wise.

# 3.3 Matrix Multiplication using Multiple Cores

The number of cores being used for execution can be changed by giving a raw input for "number of cores = " after which it will be processed by the compiler. The total number of cores in the REMM processor is eight, and up to eight cores can be selected.

In the multiple-core execution of the program, each core is allocated a number of rows so that the number of rows is most evenly distributed. This distribution is done in the compiler and stored in the Memory, to be available for each core to access. The distribution is done as shown below: In this design, each core accesses the relevant row of the first

matrix in the DRAM.

```
#T1 is the array which holds the location
    address of First matrix first element
#no_of_cores is total number of executed cores
for i in range (no_of_cores):

while (counter >= (no_of_cores-i)):
for j in range(no_of_cores-i):
    T1[j] += 1
counter -= 1
```

This simple approach allows each core to carry out the rowby-row execution of matrix multiplication operations in parallel. Accessing the second matrix will be done by all cores. Each core will output the matrix multiplication pertaining to their allocated rows.

It can be possible that some cores are not allocated a matrix. In that case, the core will verify by checking if the value it received for M number of rows is zero, and the core will activate the IDLE status.

If they are not idle, each core will read the same program from the IROM, calculate the results of their assigned row(s) and store the result output in the allocated DRAM block.

Using multiple cores in this manner will allow the time taken to be considerably faster and the algorithm will run smoothly to produce the required total result.




Figure 3.2: Multiple cores accessing the First Matrix in Dram

### 3.4 The Algorithm for Matrix Multiplication

```
COPY [Rm1]
  T1
  RESET [ALL]
  if z==1:
            CHK_IDLE
   COPY [Rn1]
   COPY [Rk1]
   COPY [Rr]
10
  T7
11
  COPY [Rt4]
12
  T4
13
  ADD_MEM
14
  MOVE [C3]
```

```
#loop[M] begin:
16
        ASSIGN [C2]
17
        T5
18
        #loop[K] begin:
19
            GET_C1
20
            RESET [RT]
21
            SET [C1]
22
            ADD [RM2]
23
            MOVE [C1]
24
            #loop[N] begin:
25
                 LOAD [C1]
26
                 SET [DR]
27
                 MOVE [Rp]
                 LOAD [C2]
                 SET [DR]
30
                 MUL [Rp]
31
                 ADD [Rt]
32
                 MOVE [Rt]
33
                 SET [C1]
34
                 ADD [Rm1]
35
                 MOVE [C1]
36
                 INC [C2]
37
                 INC [Rn2]
38
                 if (z==0) {
39
                      JPNZ [N]
40
                 }else{
41
                      NJMP
42
                 }
43
                 #loop[N]
44
            STORE
45
            INC [C3]
46
            RESET [Rn2]
47
            INC [Rk2]
48
            if (z==0){
                 JPNZ [K]
            }else{
51
                NJMP
52
            }
53
            #loop [K]
54
        RESET [Rk2]
55
        INC [Rm2]
56
        if (z==0) {
57
            JPNZ [M]
58
        }else{
59
            NJMP
60
        }
61
        #loop[M]
62
        END
63
```

# 4 Architecture

# 4.1 State Diagram & Micro Instructions




Figure 4.1: Control Unit State Diagram

Table 4.1: Micro Instructions and corresponding states

OPCODE	params	OPCODE	MICRO-INSTRUCTIONS	STEPS	NEXT_STATE	STATE
0000	0000	NOOP	NOOP	NO OPERATION	-	8'h00
			FETCH 1	PC ; READ iROM	<pre>if(imemAV):NEXT_STATE&lt;=FETCH_2</pre>	8'h10
			reich_1	PC , READ_IRON	else: NEXT_STATE <=FETCH_1	0 1110
			FETCH_2	<pre>IR &lt;= iROM; PC &lt;= PC+1</pre>	NEXT_STATE <=FETCH_3	8'h11
			FETCH_3	-	NEXT_STATE <=INS[3:0]	8'h12
0001	0000	JPNZM	JPNZM_1	M1-M2	NEXT_STATE <=ZJMP_1	8'h20
0001	0001	JPNZK	JPNZK_1	K1-K2	NEXT_STATE <=ZJMP_1	8'h21
0001	0010	JPNZN	JPNZN_1	N1-N2	NEXT_STATE <=ZJMP_1	8'h22
					<pre>if (zFlag == 1 &amp;&amp; jmpMFlag == 1): NEXT_STATE &lt;= ENDOP</pre>	
0001	xxxx	JUMP	ZJMP_1	z RECEIVED	<pre>if (zFlag == 1 &amp;&amp; jmpMFlag == 0): NEXT_STATE &lt;= NJMP_1</pre>	
					else: NEXT_STATE <= JPNZ_2	
0001	xxxx		JPNZ_2	<pre>READ_1 &lt;= IRAM[PC]</pre>	NEXT_STATE <=JMP_3	8'h23
0001	xxxx		JPNZ_3	AR <= READ_1	NEXT_STATE <=JMP_4	8'h24
0001	xxxx		JPNZ_4	PC <= AR	NEXT_STATE <=FETCH_1	8'h25
0001	xxxx	NJMP	NJUMP	PC < PC+1	NEXT_STATE <=FETCH_1	8'h30
0010	xxxx		COPY_1	<pre>IRAM[PC], READ_1</pre>	NEXT_STATE <=COPY_2	8'h40
0010	xxxx		COPY_2	AR <= READ, PC <= PC + 1	if (INS[3:0]== COPY_M    INS[3:0]== 'COPY_T): NEXT_STATE <= COPYM_3A	8'h41
0010			COF 1_2	AR (- READ, FC (- FC + I	else: NEXT_STATE <= COPY_3	0 1141
0010	XXXX		COPY_3	DRAM[AR] [READ_D]	<pre>if(memAV): NEXT_STATE &lt;= COPY_4</pre>	8'h42
	СОРУ	COPY			else: NEXT_STATE <= HOLD_1	
					<pre>if (INS[3:0]== COPY_M):NEXT_STATE &lt;= COPYM_5;</pre>	
					<pre>if (INS[3:0]== COPY_K):NEXT_STATE &lt;= COPYK_5;</pre>	
0010	xxxx		COPY_4	DR <= READ_D	<pre>if (INS[3:0]== COPY_N):NEXT_STATE &lt;= COPYN_5;</pre>	8'h43
					<pre>if (INS[3:0]== COPY_R):NEXT_STATE &lt;= COPYR_5;</pre>	
					<pre>if (INS[3:0]== COPY_T):NEXT_STATE &lt;= COPYT4_5;</pre>	

0010	0000	COPYM1	COPYM1_5	M1 <= DR	NEXT_STATE <= FETCH_1	8'h44
0010	0001	COPYK1	COPYK1_5	K1 <= DR	NEXT_STATE <= FETCH_1	8'h45
0010	0010	COPYN1	COPYN1_5	N1 <= DR	NEXT_STATE <= FETCH_1	8'h46
0010	0011	COPYRr1	COPYRR1_5	RR1 <= DR	NEXT_STATE <= FETCH_1	8'h48
0010	0100	COPYRt1	COPYRT1_5	RT1 <= DR	NEXT_STATE <= FETCH_1	8'h49
0010	0000	СОРУМЗ	COPYM_3A	AR <= AR + CoreID	NEXT_STATE <= COPY_3	8'h47
0011	0000	LOADC1	LOADC1	AR <= C1	NEXT_STATE <= LOAD_2	8'h52
0011	0001	LOADC2	LOADC2	AR <= C2	NEXT_STATE <= LOAD_2	8'h53
0011	xxxx	LOAD	LOAD_2	READ_D <= DRAM[AR]	<pre>if(memAV): NEXT_STATE &lt;= LOAD_3 else: NEXT_STATE &lt;= HOLD_1</pre>	8'h50
0011	xxxx		LOAD_3	DR <= READ_D	NEXT_STATE <= FETCH_1	8'h51
0100	xxxx		STORE_1	DR <= RT	NEXT_STATE <= STORE_2	8'h60
0100	xxxx		STORE_2	AR <= C3	NEXT_STATE <= STORE_3	8'h61
0100	xxxx	STORE	STORE_3	DRAM[AR] <= DR	<pre>memWRITE BEGIN if (memAVREG): NEXT_STATE &lt;= FETCH_1 else: NEXT_STATE &lt;= HOLD_1</pre>	8'h62
0101	xxxx		ASSIGN_1	IRAM[PC], READ 1	NEXT_STATE <= ASSIGN_1	8'h70
0101	xxxx	ASSIGN	ASSIGN_2	AR <= READ, PC <= PC + 1	<pre>if (INS[3:0]== 'ASSIGN_C1): NEXT_STATE &lt;= ASSIGNC1_3A else if (INS[3:0]== 'ASSIGN_C2): NEXT_STATE &lt;= ASSIGNC2_3</pre>	8'h71
01.01	0000	ACCTCNC1	ASSIGNC1_3A	AR <= AR + CoreID	NEXT_STATE <= ASSIGNC1_3	8'h75
0101	0001	ASSIGNC1	ASSIGNC1_3	C1 <= AR	NEXT_STATE <= FETCH_1	8'h72
0101	0010	ASSIGNC2	ASSIGNC2_3	C2 <= AR	NEXT_STATE <= FETCH_1	8'h74
0110	0000		RESETALL	M2, N2, K2, Rt, AC <= 0	NEXT_STATE <= FETCH_1	8'h80
0110	0001	1 <sub></sub>	RESETN2	N2 <= 0	NEXT_STATE <= FETCH_1	8'h81
0110	0010	RESET	RESETK2	K2 <= 0	NEXT_STATE <= FETCH_1	8'h82
0110	0011	1	RESETRT	Rt<=0	NEXT STATE <= FETCH 1	8'h83

MOVER   MOVER   RP <= AC						
MOVEC1	0000		MOVERP	RP <= AC	NEXT_STATE <= FETCH_1	8'h90
0111   0010   MOVEC1   C1 <= AC   NEXT_STATE <= FETCH_1	0001	] MOV/F	MOVERt	RT <= AC	NEXT_STATE <= FETCH_1	8'h91
1101   XXXX	0010	MOVE	MOVEC1	C1 <= AC	NEXT_STATE <= FETCH_1	8'h92
1000   0000   SET   SETC1   AC <= C1   NEXT_STATE <= FETCH_1	0011	1	MOVEC3	C3 <= AC	NEXT_STATE <= FETCH_1	8'h93
1000   0000   SET   SETC1   AC <= C1   NEXT_STATE <= FETCH_1						·
SET   SETDR   AC <= DR   NEXT_STATE <= FETCH_1	xxxx	GET	GET_C1	C1 <= RT4	NEXT_STATE <= FETCH_1	8'hF3
SET   SETDR   AC <= DR   NEXT_STATE <= FETCH_1						
1000   0010   SET K1	0000		SETC1	AC <= C1	NEXT_STATE <= FETCH_1	8'hA0
MUL   MUL   AC <= Rp * AC   NEXT_STATE <= FETCH_1	0001	SET	SETDR	AC <= DR	NEXT_STATE <= FETCH_1	8'hA1
MUL_CORE   AC <= AC * coreID   NEXT_STATE <= FETCH_1	0010	1	SET K1	AC <= K1	NEXT_STATE <= FETCH_1	8'hA2
MUL_CORE   AC <= AC * coreID   NEXT_STATE <= FETCH_1						
1001   0001   MUL_CORE   AC <= AC * coreID   NEXT_STATE <= FETCH_1	0000	MIII	MUL	AC <= Rp * AC	NEXT_STATE <= FETCH_1	8'hB0
ADDM1	0001	MUL	MUL_CORE	AC <= AC * coreID	NEXT_STATE <= FETCH_1	8'hBF
ADDM1						
ADD   ADDM2	0000		ADDRt	AC <= RT + AC	NEXT_STATE <= FETCH_1	8'hC0
ADDM2	0001		ADDM1	AC <= AC + M1	NEXT_STATE <= FETCH_1	8'hC1
1011   0000   INCC2   C2 <= C2+1   NEXT_STATE <= FETCH_1     1011   0001   INCC3   C3 <= C3+1   NEXT_STATE <= FETCH_1     1011   0010   INC   INCM2   M2<=M2+1   NEXT_STATE <= FETCH_1     1011   0011   INCK2   K2<=K2+1   NEXT_STATE <= FETCH_1     1011   0100   INCN2   N2<=N2+1   NEXT_STATE <= FETCH_1     1011   0100   INCN2   N2<=N2+1   NEXT_STATE <= FETCH_1     1011   XXXX   CHECK_IDLE   ENDIF_1   - (if Zflag==1): NEXT_STATE <= ENDOP_1	0010		ADDM2	AC <= AC + M2	NEXT_STATE <= FETCH_1	8'hC2
1011   0001   INC   INCM2   M2<=M2+1   NEXT_STATE <= FETCH_1	0011		ADDMEM	AC <= AC + MEM_ID	NEXT_STATE <= FETCH_1	8'hC3
1011   0001   INC   INCM2   M2<=M2+1   NEXT_STATE <= FETCH_1						,
1011         0010         INC         INCM2         M2<=M2+1         NEXT_STATE <= FETCH_1           1011         0011         INCK2         K2<=K2+1	0000		INCC2	C2 <= C2+1	NEXT_STATE <= FETCH_1	8'hD0
1011   0011   INCK2   K2<=K2+1   NEXT_STATE <= FETCH_1     1011   0100   INCN2   N2<=N2+1   NEXT_STATE <= FETCH_1     1101   xxxx   CHECK_IDLE   ENDIF_1   - (if Zflag==1): NEXT_STATE <= ENDOP_1	0001		INCC3	C3 <= C3+1	NEXT_STATE <= FETCH_1	8'hD1
1011 0100 INCN2 N2<=N2+1 NEXT_STATE <= FETCH_1  1101	0010	INC	INCM2	M2<=M2+1	NEXT_STATE <= FETCH_1	8'hD2
1101 XXXX CHECK_IDLE ENDIF_1 - (if Zflag==1): NEXT_STATE <= ENDOP_1	0011		INCK2	K2<=K2+1	NEXT_STATE <= FETCH_1	8'hD3
	0100		INCN2	N2<=N2+1	NEXT_STATE <= FETCH_1	8'hD4
						,
	xxxx	CHECK_IDLE	ENDIF_1	-	<pre>(if Zflag==1): NEXT_STATE &lt;= ENDOP_1</pre>	8'hF0
1100 XXXX END ENDOP_1 - NEXT_STATE <= ENDOP_1	xxxx	END	ENDOP_1	-	NEXT_STATE <= ENDOP_1	8'hE0
1100		0001 0010 0011  xxxx  0000 0001 0010  0000 0001 0010 0011 0000 0011 0010 0010 xxxx	0001 MOVE 0010 0011  XXXX GET  0000 0001 SET 0010  0000 MUL 0001 ADD 0010 0011  0000 0001 0010 0011  XXXX CHECK_IDLE	0001         MOVE         MOVERT           0010         MOVEC1         MOVEC1           0011         MOVEC3         MOVEC3           XXXX         GET         GET_C1           0000         SET C1         SET DR           0010         SET K1         MUL           0000         MUL         MUL_CORE           0001         ADDRt         ADDM1           0010         ADDM2         ADDM2           0011         ADDMEM         INCC2           0001         INCC3         INCC3           0010         INCK2         INCK2           0100         INCN2         INCN2	0001         MOVE         MOVERT         RT <= AC	MOVE

# 4.2 Processor - Single Core

The Processor in our system is the module that holds all the other modules of the project.




Figure 4.2: Single Core Processor

As shown in the diagram, the single core processor has just three main sub-modules. It takes only a clock as an input.

Table 4.2: Components of Single Core Processor

1-Core : Contains the processing and control related components

2-Instruction Memory : Contains the instructions

3-Data Memory : RAM which data can be read from and written to

# 4.3 Processor - Multi Core

The multi-core processor is also a top level module, however it has several additional components:

Table 4.3: Components of Multi Core Processor

1-Several Cores : Each core contains processing and control related com-

ponents

2-Instruction Memory : Contains the instructions which will be given to all the

cores


3-Data Memory : RAM which data can be read from and written to

4-Instruction Memory Controller : Controls data flow between Instruction Memory and

Cores

5-Data Memory Controller : Controls data flow between DRAM and Cores

Eight-Core Processor Top Module



# 4.4 System Components

This section discusses the architecture and implementation of each individual module of the processor.

#### 4.4.1 Core




Figure 4.3: Core Module

The Core module can be compared to a single physical CPU, as it functions as a complete processing unit, capable of executing various instructions, carrying out arithmetic and logical operations and has a host of input and output ports as shown in the diagram 4.3.

It is connected to the data memory (DRAM) and the instruction memory (IROM) with an address (output) port and a data input port each. In addition to these, and the data output port used to write data to the DRAM, the core also sends read and write signals to the data memory and a read signal to read the instruction memory. The core also has some special ports to handle the multicore process handling of matrix multiplication. These include:

coreID : Core identifying number

 $\begin{array}{ccc} & \text{MEM\_ID} & : & \text{DRAM Address to STORE output from core} \\ \text{IN} & \end{array}$ 

imemAV : Signals whether instruction memory is available

memAV : Signals whether data memory is available

OUT coreS : Signals whether the core is active

Table 4.4: Multi-core Processor - Core Signals

In this project, we implement an eight-core processor. Each core is given access to memory only via the instruction memory and data memory controller.

### 4.4.2 Instruction Memory




Figure 4.4: Instruction Memory Module

The Instruction Memory or IROM is the memory module that is used to store instructions. The word size of the IROM is 8 bits.

Type A instructions which are 8-bits long can be stored in one word, while 16-bit type B instructions use two word spaces to store the instruction. This is read by fetching the next word within the micro instructions of each type B instruction.

The IROM is connected to three registers in the CPU/cores. These are the PC (Program Counter), IR (Instruction Register) and AR. The PC points to the address of the IROM and the data\_out of the IROM is connected to the IR and the AR directly. It should be noted that the IR is reserved for the function of reading data from IROM and pass it to the Control Unit inside the core.

Since the second word is always a memory address, either a DRAM address (in the case of COPY, STORE, LOAD & ASSIGN) or an IROM address (in the case of JPNZ), this address is read directly in to the AR. This achieves the purpose of saving a clock cycle for moving the address from IR (where instructions are usually read to) to the AR before data memory access.

In our multi-core implementation, all the cores access the same IROM and access the same set of instructions, through the instruction memory controller. That is, from the perspective of the IROM, there is no difference between communicating with a single or multiple cores. It only has to get the read enable signal and output the relevant instruction.

### 4.4.3 IROM Controller

The IROM controller, as mentioned before, functions as an interface to communicate between the IROM and the multiple cores (8 cores in our implementation).

Since this processor is application specific and built only for matrix multiplication, our design simplifies the instruction access by carrying out parallel instruction access for all the cores. In other words, all the cores will run each instruction in parallel. This is a simple and straightforward design that takes advantage of the fact that each core will have to carry out the exact same algorithm and thereby simply gives out all the instructions simultaneously.

If any of the cores are busy and cannot proceed to the next instruction, the controller waits until they all have come to the same point in the algorithm. Note that our IROM is read-only, so this was found to be a sufficiently efficient implementation for our program for matrix multiplication.

iROMREAD : Read signal from each of the cores

OUT rEN : Read Enable signal sent to IROM imemAV : Signals to each core whether in-

struction memory is available

Figure 4.5: Instruction Memory Controller

imem controller:imem c

Clk

iROMREAD 8

iROMREAD 6

iROMREAD 5

iROMREAD 7

iROMREAD 4

iROMREAD 3

iROMREAD 2

iROMREAD\_1

PC 1[7..0]

coreS\_8

coreS 7

coreS 6

coreS\_5 coreS\_3

coreS 1

coreS 2

INS\_7[7..0] INS\_8[7..0]

INS\_5[7..0]

INS\_6[7..0]

INS 3[7..0]

INS\_2[7..0] INS\_1[7..0]

INS\_4[7..0]

imemAV3

imemAV4

imemAV2

imemAV6

imemAV1 imemAV5

imemAV8

PC\_OUT[7..0] rEN

Table 4.5: IROM Controller Control Signals

### 4.4.4 Data Memory




Figure 4.6: Data Memory Module

The names Data Memory, Data RAM and DRAM refer to this module. It is a 256 by 256 sized memory block, which means the address size is 8 bits and each word is 8 bits long.


The data input as well as output for DRAM is always from the DR (Data Register) of the CPU/cores and the address pointer is always the AR (Address Register). In the implementation, the data memory data\_in is directly connected to the DR but the data\_out is connected to the data bus of the core.

In our multi-core implementation of the data memory, it takes in a single data input and read/write signal and outputs the data output to the data bus. That is, from the perspective of the DRAM, there is no difference between communicating with a single or multiple cores. It only has to get the read/write enable signal and carry out the relevant action.

For the efficient memory allocation in the Data Memory we allocated the data addresses to each core as in the 4.7a. By that, When the processor is running with low number of cores, the Data Memory is optimized for maximum memory utilization as in 4.7b.

Input Data	All Cores	0 126
		127
	Core 1	
		142
		143
	Core 8	158
		159
	Core 4	159
	COI C 4	174
æ		175
Ĭ	Core 5	
Ď		190
4		191
L]	Core 2	
Result Data		206
~	Core 7	207
	core /	222
		223
	Core 3	
		238
		239
	Core 6	
		255

(a) DRAM Memory Allocation



(b) Allocation: 4-core

Figure 4.7: Memory Allocations for the cores

#### 4.4.5 DRAM Controller

The DRAM controller acts as an interface between the multiple cores (8 cores in our implementation) and the DRAM.

It can take in different address pointer inputs from each of the cores, and carry out memory access one by one in order of priority or on a first-come, first-serve basis while keeping all the other cores in 'HOLD state (where the core is idle and waiting for the memory access to happen). Each data output from the memory is assigned to the relevant core's DR register. Data STORE is also handled similarly, with each core taking turns while others are put in the 'HOLD state.

In our multi core implementation of the processor, the DRAM controller module is optimized for the application specific purpose, and also facilitated by the instruction memory access described above to give a simple and efficient functional processor, the DRAM access by all the cores is sometimes to the same address. This cuts down on the waiting time for all the cores and the memory access is done using the same number of cycles as our single core implementation.

### 4.5 Core Components

### 4.5.1 Control Unit




Figure 4.8: Control Unit

The Control unit functions as the main control module of our core module. It takes only one data input, an 8-bit instruction from the IR register. Additionally, it takes 3 flag inputs and a clock. The two memory checking flags function to inform the CU whether or not the memory access is available, and if not, the CU remains in 'HOLD position as previously mentioned. The Zero Flag is output by the comparator mux for the purpose of the matrix multiplication.

The CU stores control signals during an instruction execution. As all the sub components of the system run on a clock edge, there sometimes has to be a delay between data/inputs being available to a module and the action taking place. The delay caused by this was minimized in our implementation by setting some modules to take certain actions on negative edge, and the FLAGs are always read on the negative edge inside the control unit.

Sometimes this is not necessary during the processing of the instruction, but when an instruction is fetched, it needs to be processed in order to generate the control signal. The processing of the instruction is done in one single clock cycle and this processing state is defined as 'FETCH\_3.

The following code demonstrates how 'FETCH\_3 state proceeds with the next stage by using the instruction input.

Type	Signal	Name/Description	
	iROMREAD	read instruction from memory	1
)RY	memREAD	read data from memory	1
MEMORY	memWRITE	write data to memory	1
ME	memAV	data memory available FLAG	1
	imemAV	instruction memory available FLAG	1
8	wEn	write Enable register	15
REGISTER	INC	Increment register	6
E	RST	Reset register	5
	selAR	Select AR Action	1
	coreINC_AR	Increment AR by core ID	1
	busMUX	Read register to bus MUX	5
MUX	compMUX	Register to run through comparator	3
	Z	Zero FLAG	1
D.			
AL	aluOP	ALU Operations	4

Table 4.6: Control signals

```
case (INS[7:4])
        'JMP : begin
            case (INS[3:0])
   'JMP_M : NEXT_STATE <= 'JMPM_1;</pre>
                 'JMP_K : NEXT_STATE <= 'JMPK_1;
                 'JMP_N : NEXT_STATE <= 'JMPN_1;
            endcase
8
        end
        'COPY : begin
            NEXT_STATE <= 'COPY_1;</pre>
10
            iROMREAD <= 1;</pre>
11
12
        end
        'LOAD : begin
13
            case (INS[3:0])
14
               'LOAD_C1 : NEXT_STATE <= 'LOADC1_1;
                'LOAD_C2 : NEXT_STATE <= 'LOADC2_1;
16
17
            endcase
        'STORE : NEXT_STATE <= 'STORE_1;
19
        'ASSIGN : begin
20
            NEXT_STATE <= 'ASSIGN_1;</pre>
21
            iROMREAD <= 1;</pre>
22
23
        end
        'RESET : begin
24
            case (INS[3:0])
25
                 'RESET_ALL : NEXT_STATE <= 'RESETALL_1;
26
                 'RESET_N2 : NEXT_STATE <= 'RESETN2_1;
27
                 'RESET_K2 : NEXT_STATE <= 'RESETK2_1;
                 'RESET_Rt : NEXT_STATE <= 'RESETRt_1;
29
            endcase
30
31
        end
        'MOVE : begin
32
            case (INS[3:0])
33
                'MOVE_RP : NEXT_STATE <= 'MOVEP_1;
                 'MOVE_RT : NEXT_STATE <= 'MOVET_1;
35
                 'MOVE_RC1 : NEXT_STATE <= 'MOVEC1_1;
36
37
                 'MOVE_C3 : NEXT_STATE <= 'MOVEC3_1;
            endcase
38
39
        end
        'SET : begin
40
            case (INS[3:0])
41
                'SETC1 : NEXT_STATE <= 'SETC1_1;</pre>
                 'SETDR : NEXT_STATE <= 'SETDR_1;</pre>
43
44
            endcase
```

```
end
45
        'MUL : begin
46
            case (INS[3:0])
47
            'MUL_RP : NEXT_STATE <= 'MULRP_1;
48
49
            endcase
        'ADD : begin
51
            case (INS[3:0])
52
                 'ADD_RT : NEXT_STATE <= 'ADDRT_1;
53
                 'ADD_RR1 : NEXT_STATE <= 'ADDRR1_1;
54
                 'ADD_RM2 : NEXT_STATE <= 'ADDRM2_1;
55
                 'ADD_MEM : NEXT_STATE <= 'ADDC3_1;
56
57
        end
        'INC : begin
59
            case (INS[3:0])
60
                 'INC_C2 : NEXT_STATE <= 'INCC2_1;
61
                 'INC_C3 : NEXT_STATE <= 'INCC3_1;
62
                'INC_M2 : NEXT_STATE <= 'INCM2_1;
                 'INC_K2 : NEXT_STATE <= 'INCK2_1;
64
                'INC_N2 : NEXT_STATE <= 'INCN2_1;
65
        end
67
        'END : NEXT_STATE <= 'ENDOP_1;</pre>
68
        'CHK_IDLE : NEXT_STATE <= 'CHKIDLE_1;
69
        'GET_C1 : NEXT_STATE <= 'GETC1_1;
70
   endcase
```

### 4.5.2 ALU




Figure 4.9: ALU Module

The Arithmetic and Logical Unit or ALU Module is responsible for two arithmetic operations in our implementation. This includes setting the AC value (for accumulated calculation), multiplication and addition of an input from the data bus with the value stored in AC. The operations are demonstrated in the code below:

```
always @* begin
case (ALU_OP)

SET: result <= BusOut;

MUL: result <= AC*BusOut;

ADD: result <= AC+BusOut;

default: result <= AC;

endcase</pre>
```




Figure 4.10: ALU & AC register

The ALU gets a 4-bit control signal that activates SET, MUL or ADD or pass mode, that last of which simply maintains the value in AC register. In this design, the register AC's input is only from the ALU, so writing any values to AC requires it to be passed through the ALU.

# 4.6 Muxes & Comparators

During the design of the system architecture, multiplexers and a comparator was used to build an efficient and maintain smooth communication within the core.

### 4.6.1 Data Bus

The Bus Mux functions as the data bus for reading data output between 17 registers and the DRAM Memory modules data\_out module.

```
always @(*)
   begin
       case(mux_sel)
           5'b00001: select <= AC;
           5'b00010: select <= C3;
           5'b00011: select <= C2;
           5'b00100: select <= C1;
           5'b00101: select <= RN2;
           5'b00110: select <= RK2;
           5'b00111: select <= RM2;
           5'b01000: select <= RN1;
           5'b01001: select <= RK1;
12
           5'b01010: select <= RM1;
           5'b01011: select <= RT;
           5'b01100: select <=
           5'b01101: select <= DR;
16
           5'b01110: select <= AR;
           5'b01111: select <= MEM;
18
           5'b10000: select <= RR;
19
           5'b10001: select <= RT4;
20
       endcase
21
```

As shown in figure 4.11, the data bus has a separate 8-bit input connection to each of the 17 registers and a five bit selection input from the control unit. The bus mux's output data is the content of the selected register (as shown above) which can be accessed by all the registers who take data\_in input from the bus mux.




Figure 4.11: Data-bus Multiplexer Module

### 4.6.2 Comparator & its Muxes




Figure 4.12: Comparator and Comp-Muxes Block Diagram

The comparator setup is a unique feature in our design that allows our implementation to:

- 1. Reduce an ISA instruction by having multiple parameters for the JPNZ (JumP if Not Zero) instruction and carrying out the comparison as a sub instruction. This also makes the algorithm shorter.
- 2. Reduce the number of operations carried out by the ALU (i.e. a subtraction) that is also non-accumulative, thus allowing us to maximuize the ALU in our design.
- 3. Reduce the number of clock cycles of the entire algorithm. While a subtraction between two registers would include

The figure 4.12 shows the logical connection between the six registers and three modules. The control unit sends a common mux selector to both the comparator muxes after which the mux output becomes the value of the register which is needed to be compared. The comparator output is subtracted in the comparator and a z (zero flag) output is sent to the control unit. All of this happens in one clock cycle without waiting for a clock edge, which makes sure that the control unit gets the response within one clock cycle.




Figure 4.13: Comparator Bus Mux

The comparator mux is a 3-to-1 multiplexer of which the logic is as follows:

The comparator module is a fairly simple module that takes in two 8-bit values and does the subtraction. The output given to the CU is either 0 or 1.




Figure 4.14: Comparator

```
1 always @(*) begin
2     value <= R1-R2;
3     flagOut <= (value == 8'b0);
4     end</pre>
```

In our design for matrix multiplication, this module is used to check whether an instruction loop should be continued or the loop should be completed and the next instruction is to be read. Since our algorithm for this implementation consists of three loops, this element is used to compare three pairs of registers.

A reg port "zFlag" was created and assigned at the negative edge to the comparator output in order to ensure the "z" flag input to control unit is available at the next positive edge.

# 4.7 Registers

### 4.7.1 Program Counter (PC)




Figure 4.15: Program Counter PC Register

The Program Counter register takes inputs from AR register and outputs from PC are addresses which are sent to IROM so that the required instruction can be read.

```
always @(negedge Clk)
begin

if (WEN) value <= BusOut;
else if (INC) value <= dout + 8'b1;
```

• Control signals: 2

• Input : AR output

• Output: To IROM

The PC constantly increments by one during the course of selecting instructions, except when the JPNZ instruction is passed. This instruction writes a new value on to the PC. Additionally, when reading one of the Type B instructions, in order to access the operand, the Program Counter is used.

In our multicore implementation, reading the IROM happens in parallel for efficient matrix multiplication, so the PC is always the same for all the cores before an IROM read is carried out.

### 4.7.2 Address Register (AR)




Figure 4.16: Address Register AR

The Address Register is the register that points at the address bus of the DRAM. In our implementation, the AR has two types of write instructions to write from the data bus or from IROM output. Additionally, for the multi core implementation, in order to access the relevant information by each core when reading a common instruction from the IROM, it does not increment by 1, but by Core ID. This makes it a unique register type.

```
always @(negedge Clk)
begin

if(WEN==1 && selAR == 0 && coreINC_AR == 0) begin

value <= BusOut;

end

if (coreINC_AR==1) begin

value <= value + coreID;

end

if(WEN==1 && selAR == 1 && coreINC_AR == 0) begin

value <= IOut;

end

end

end</pre>
```

- Control signals: 3
- Inputs : Data bus, IROM output, coreID
- Outputs : To DRAM address, Bus Mux

### 4.7.3 Read-Write Registers




Figure 4.17: Read-Write Register

These registers have simple read and write function. They are written through the data bus and the output is sent to the data bus. They have only a write-enable signal, which takes in the data bus output while the output is constantly given to the Bus Mux.

This is the most basic register type and they are used in the following registers, which on a higher logical level takes values as shown.

```
• Control signals: 1
```

• Input: Data bus

• Output: To Bus Mux

```
always @(negedge Clk)
begin

if (WEN) value <= BusOut;
end
```

Register		Function	Data Type
IR	:	Contains Instructions, sends to CU	Instruction
DR	:	Contains Data read from or written to DRAM	Positive Integer
RP	:	Stores MUL result from AC	Positive Integer
RR	:	Holds matrix data - M	Positive Integer
Reg M1	:	Holds matrix data - M per core	Positive Integer
Reg K1	:	Holds matrix data - K	Positive Integer
Reg N1	:	Holds matrix data - N	Positive Integer
Reg C1	:	Mem Addr Pointer	Address

### 4.7.4 Write-Reset Registers

# Reg module RW:AC BusOut[7..0] dout[7..0] Clk

Figure 4.18: Reset-Write Register

These registers are fairly simple and take two control signals as the name suggests - write Enable and Reset. While write enable writes from Data bus, the reset simply sets the value inside it to zero.

Two of the registers that are of this type are the ALU related registers, i.e. the ACcumulator and the Temporary Register. The AC register is used to send the the ALU results to other registers.

The T4 register is used by each core in the multi-core implementation to store the location of the first element of its respective row (as assigned in the program). • Control signals: 2 • Input: Data bus • Output: To Bus Mux

Register **Function** Data Type RT Contains temporary value from AC Positive Integer AC Contains ALU result Positive Integer Reg T4 Holds Mem addr Address

```
always @(negedge Clk)
    if (WEN) value <= BusOut;</pre>
    else if (RST) value <= 8'b0;
```

### 4.7.5 Write-Increment Registers




Figure 4.19: Write-Increment Register

As shown below, the write and reset enabled registers are two of the pointer type registers that contain the address of the second matrix being read and the result matrix being written respectively. Both these pointers are constantly incremented during the LOAD, STORE processes.

It can be noted that in the multicore implementation, the register C3 is given an input of the memory ID assigned to the core for writing the resultant matrix. • Control signals: 2

• Input: Data bus

• Output: To Bus Mux

However, C2 contains the address of the second matrix, which, in our design, all the cores have to access during multiplication.

Register Function Data Type
Reg C2: Mem Addr Pointer Address
Reg C3: Mem Addr Pointer Address

always @(negedge Clk)
begin

```
always @(negedge Clk)
begin

if (WEN) value <= BusOut;
else if (INC) value <= dout + 8'b1;
end
```

### 4.7.6 Write-Reset-Increment Registers




Figure 4.20: Reset-Increment Register

These registers have 3 controls and, as show below, are used as counters for each loop. They are all RESET to zero at the begining of running the algorithm, then INCremented continuously while comparing with the write-enable registers M1, K1, N1 respectively through the setup in Figure 4.12.

Register Function Data Type
Reg M2 : M loop counter Positive Integer
Reg K2 : K loop counter Positive Integer
Reg N2 : N loop counter Positive Integer

Control signals: 3Input: Data bus

• Output: To Bus Mux

```
1 always @(negedge Clk)
2 begin
3
4    if (RST) value <= 8'b0;
5    else if (INC) value <= dout + 8'b1;
6 end</pre>
```

# 5 Timing Diagrams of Instructions

Our Multi Core processor is designed such that the control signals are issued by the Control Unit at the positive clock edge and the register modules respond at the negative clock edge. By experimentation with hand-driven clock, we found the following behavior with the RAM module, ROM module, DRAM Controller module and the ROM Controller module and fine-tuned our timing to reduce the number of clock cycles required for the Memory operations:

iROMREAD control signal, is enabled from the state before Fetch\_1 since there could be a clock cycle delay from the ROM controller module. By then the Control unit can make sure that the Instruction is available from the Instruction Memory in the Fetch\_3 state. Also the ROM Controller Module is capable of fetching the instruction from the Instruction Memory and distributing it to each core at the same time, since our multi core architecture follows the SIMD (Single Instruction Multiple Data) approach.

RAM Controller Module is responsible for handling data, reading and writing requests from each core at the same time. In this scenario the RAM Controller Module follows a prioritizing approach for the memory access of the cores. The Data is sent one after the other, and in the meantime, Control units of the cores are put into the HOLD state until all cores finish their memory access.

### **5.1 FETCH**




Figure 5.1: Clock cycles of FETCH

- Control signal, iROMRead is given to read the instruction.
   Check imemAV control signal to make sure that the instruction is available.
   Wait for a another FETCH\_1 cycle until the instruction is available.
- 2. Instruction is available from the Instruction Memory.
- 3. If imemAV control signal is 1, move to FETCH\_2.
- 4. IR is updated with the Instruction. PC is incremented.
- 5. Instruction is available for control unit from IR.
- 6. Fetched instruction is decoded.

## **5.2 JUMP**

## 5.2.1 zFlag = 0




Figure 5.2: Clock cycles of JUMP (z = 0)

- 1. Control signal, compMUX is set to the two Multiplexers according to the which JMP instruction that control unit has. Comparator outputs the z control signal.
- 2. Control signal, zFlag is available for the COntrol Unit.
- 3. If zFlag is 0, proceed to JMP\_2.
- 4. Control signal, iROMREAD is enabled to get the jump location.
- 5. Jump address is available for AR from the Instruction Memory.
- 6. Control signal, selAR is given to AR to get the input from the Instruction Memory. AR is updated with the Jump Address.
- 7. Jump address is available for Control Unit from AR
- 8. PC is updated with the new jump address.
- 9. Jump address is available for the Instruction Memory from PC.

#### 5.2.2 zFlag = 1

CLK ZJMP NJMP

Figure 5.3: Clock cycles of JUMP (z = 1)

- 1. if zFlag is 1, proceed to NJMP.
- 2. PC is incremented.
- 3. PC address is available for the Instruction Memory from PC.

#### **5.3 COPY**

## 5.3.1 Fetching Copy Address




Figure 5.4: Clock cycles of COPY (fetching Copy Address)

- 1. Control signal, iROMRead is given to read the copy address from Instruction Memory.
- 2. Copy address is available from the Instruction Memory.
- 3. Control signal selAR, is given to AR to get the input from the Instruction Memory. AR is updated with the Instruction.PC is incremented.Check for the parameter of the COPY instruction to proceed.
- 4. Instruction is available for control unit from AR.

## 5.3.2 Address assigning for each core




Figure 5.5: Clock cycles of COPY 3A (Increment Addresses)

- 1. Control signal, coreINCAR is given to the AR to increment the AR by the CORE ID of each core.
- 2. Incremented address is available from AR.

#### **5.3.3** Fetching from Data Memory

1 2 3 4 5 6 CLK COPY\_3 HOLD COPY\_4 COPY\_5

Figure 5.6: Clock cycles of storing data in registers

- 1. Control signal, memRead is given to read data from Data Memory. BusMux is enabled for the Data Memory lane.
- 2. HOLD the processor until the data is available from the Data Memory.
- 3. DR is updated with the fetched data from the Data Memory. Check for the parameter of the COPY instruction to proceed.
- 4. Data is available for Control unit from DR.
- 5. RM1, RN1, RK1, RR1 & RT1 registers are updated with the Data, according to the parameter of the Copy instruction.
- 6. Data is available for Control unit from RM1, RN1, RK1, RR1 & RT1.

## **5.4 LOAD**




Figure 5.7: Clock cycles of LOAD

- 1. BusMux is enabled for the C1 register. AR is updated with the value of C1.
- 2. Data address is available for the Data Memory from AR.
- 3. Control signal memREAD is enabled to read data from Data Memory. Proceed to HOLD state until data is available.
- 4. Data is available for the Control unit from the Data Memory.
- 5. BusMux is enabled for the Memory line. DR is updated with the Data.
- 6. Data is available for the Control unit from DR.

#### **5.5 STORE**

CLK

FETCH\_3 STORE\_1 STORE\_2 STORE\_3 HOLD

Figure 5.8: Clock cycles of STORE

- 1. BusMux is enabled for the RT register. DR is updated with the value of RT.
- 2. Data is available for the Data Memory from DR.
- 3. BusMux is enabled for the C3 register. AR is updated with the value of C3.
- 4. Data address is available for the Data Memory from AR.
- 5. Control signal memWRITE, is enabled to write data to Data Memory. Proceed to HOLD state until data is written to Data Memory.
- 6. Stay on HOLD until memAV control signal is 1.

### 5.6 ASSIGN




Figure 5.9: Clock cycles of ASSIGN

- 1. Control signal, iROMRead is given to read address from Instruction Memory.
- 2. Address is available for AR from the Instruction Memory.
- 3. Control signal, selAR is given to AR to get the input from the Instruction Memory. AR is updated with the Assign Address. PC is incremented.
- 4. Address is available for Control unit from AR. PC address is available for the Instruction Memory from PC.
- 5. RC2 register is updated with the Address.
- 6. Address is available for Control unit from RC2.

#### **5.7 RESET**

.




Figure 5.10: Clock cycles of RESET

- 1. Control signal, RST bit mask is set according to the which registers need to be reset.
- 2. Respective registers are reset.

#### **5.8 MOVE**

.




Figure 5.11: Clock cycles of MOVE

- 1. BusMux is enabled for AC register. AC value is written into the respective register.
- 2. Value is available for the Control unit from the respective register.

## **5.9 SET**

.




Figure 5.12: Clock cycles of SET

- 1. BusMux is enabled for the respective register.

  AC is updated by the value of the respective register.
- 2. Value is available for the Control unit from the AC.

## 5.10 MUL

.




Figure 5.13: Clock cycles of MUL

- BusMux is enabled for RP register.
   Control signal, aluOP is given to the ALU for the multiplication operation.
   AC is updated by the result of ALU.
- 2. Value is available for the Control unit from the AC.

## 5.11 ADD

.




Figure 5.14: Clock cycles of ADD

- BusMux is enabled for the respective register.
   Control signal, aluOP is given to the ALU for the addition operation.
   AC is updated by the result of ALU.
- 2. Value is available for the Control unit from the AC.

#### 5.12 INC

.




Figure 5.15: Clock cycles of INC

- 1. Control signal, INC bit mask is given according to the which register needs to be incremented.
- 2. Incremented value is available for the Control unit from the respective register.

### 5.13 CHK\_IDLE

.




Figure 5.16: Clock cycles of CHK\_IDLE

- 1. Control signal, compMUX is set to check the difference between the values of the register of RM1 & RM2.
- 2. zFlag value updated from the Comparator output.
- 3. Check the value of the zFlag. If it is 1, put the core in to IDLE state otherwise continue the process for the next instruction.

#### 5.14 **GET**

.




Figure 5.17: Clock cycles of GET

- 1. BusMux is enabled for the RT4 register. RC1 is updated with the value of RT4.
- 2. value is available for the Control unit from the RC1.

## 6 Results

REMM processor is able to compute a result matrix of a matrix multiplication accurately. Below is the example test case and its output result.

Figure 6.2 shows the optimized DRAM memory utilization for 8-core processing. And the figure 6.3 shows the same example test case as above, carried out using a 4-core processor.

If the same input matrices are given and execution is done using 4-cores only results are same as before and memory allocation is adjusted automatically by the system itself as we codified.




Figure 6.1: Result Comparison




Figure 6.2: DRAM output for 8-cores processing




Figure 6.3: DRAM output for 4-cores processing

Test case no.	Matrix 1	Matrix 2	Result Matrix
Test case 1	8 × 5	5 × 4	8 × 4
Test case 2	15×3	3×8	15×8
Test case 3	36 × 2	2×3	36×3
Test case 4	4 × 3	3 × 4	4 × 4

Table 6.1: Test cases

This section summarizes the four different test cases' (6.1) output results.

As shown in the below figure:

- 1. The time taken to process matrix multiplication is decreasing when the number of cores are increasing one by one.
- 2. Significant time difference can be seen between single core processor and dual core processor to process multiplication.
- 3. Increasing the executing cores more than two, with each core added, change in inference speed is decreasing gradually.
- 4. The change in inference speed is significant until fouth core is added.

It is obvious that inference speed of 8 cores processor is significantly high when it compares with the inference speed of single core processing.But 5 cores, 6 cores, 7 cores and 8 cores processors doesn't show any significant difference in there inference speed when it compares with all four test cases.




Figure 6.4: Matrix Multiplication Time Comparison

# 7 Limitations of the system

- Signed number operations are not possible. The system processes positive values only.
- The maximum multiplied value should be less than or equal 255.
- The maximum number of elements of the input matrices (Matrix 1 & Matrix 2) should be less than 108 to over come the memory overflow.
- DRAM Data Memory size in this design is 8×256 which limits the number of elements that can be handled by the processor.
- Data Memory overflow can occur when executing matrix multiplication using cores less than 8 with maximum memory utilization.

By changing the relevant parameters for memory size and register size, the capability of the processor can be extended. However, the primary purpose of this project is to compare the processing ability of different numbers of cores for matrix multiplication, which is achieved as shown in Section 6 above.

# 8 Compiler - Python Program

We designed a python based compiler to compile our assembly code algorithm (Figure: 8.1a) into the machine code (Figure: 8.1b) before executing the Matrix Multiplication in the simulation.

At the same time our python program creates a text file for the Data Memory, converting the raw input decimal values of the matrix elements into the base of hexadecimal.

At the end of the operation we use a separate python program to read the Data Memory text file and extract the result from that into a human-readable and understandable format.




Figure 8.1: Input and the Output of the Python Programme

# 9 References

- 1. Carpinelli, John D. Computer Systems Organization & Architecture, catalog.hathitrust.org/api/volumes/oclc/44454679.html.
- 2. David A. Patterson and John L. Hennessy. 2008. Computer Organization and Design, Fourth Edition, Fourth Edition: The Hardware/Software Interface (The Morgan Kaufmann Series in Computer Architecture and Design) (4th. ed.). Morgan Kaufmann Publishers Inc., San Francisco, CA, USA.
- 3. Pong P. Chu. 2008. FPGA Prototyping by VHDL Examples: Xilinx Spartan-3 Version.

## 10 Appendix

#### 10.1 Processor

```
2 module processor
3 # (parameter WIDTH = 8)
       input clk,
5
       output proc_state
<sup>7</sup> );
  // wire clk = CLOCK_50;
9 wire [(WIDTH)-1:0] INS;
                                                                           //iROM
      output
  wire [(WIDTH)-1:0] PC_addr;
                                                                           //PC out to
      imem controller
wire [(WIDTH)-1:0] MEMWRITE_data;
                                                                           //writing
      data to dram
wire [(WIDTH)-1:0] DRAM_addr;
                                                                           //dram
      accessing memory location address
  wire [(WIDTH)-1:0] MEMREAD_data;
                                                                           //dram
      output
14
wire iROMREAD;
16 wire memWRITE;
wire memREAD;
wire imemAV1, imemAV2, imemAV3, imemAV4, imemAV5, imemAV6, imemAV7, imemAV8;
19 wire iROMREAD_1, iROMREAD_2, iROMREAD_3, iROMREAD_4, iROMREAD_5, iROMREAD_6,
      iROMREAD_7, iROMREAD_8;
wire coreS_1, coreS_2, coreS_3, coreS_4, coreS_5, coreS_6, coreS_7, coreS_8;
  wire [WIDTH-1:0] PC_1, PC_2, PC_3, PC_4, PC_5, PC_6, PC_7, PC_8;
  wire [WIDTH-1:0] INS_1, INS_2, INS_3, INS_4, INS_5, INS_6, INS_7, INS_8;
  wire [WIDTH-1:0] AR_1, AR_2, AR_3, AR_4, AR_5, AR_6, AR_7, AR_8; wire [WIDTH-1:0] DR_1, DR_2, DR_3, DR_4, DR_5, DR_6, DR_7, DR_8;
  wire memREAD_1, memREAD_2, memREAD_3, memREAD_4, memREAD_5, memREAD_6, memREAD_7,
       memREAD_8;
wire memWE_1, memWE_2, memWE_3,memWE_4, memWE_5, memWE_6, memWE_7, memWE_8;
  wire [WIDTH-1:0] MEM_1, MEM_2, MEM_3, MEM_4, MEM_5, MEM_6, MEM_7, MEM_8;
  wire memAV1, memAV2, memAV3, memAV4, memAV5, memAV6, memAV7, memAV8;
30 // localparam MEMID_CORE1 = 8'd127;
                                                                              //DRAM
      Store starting locations for respective cores
31 // localparam MEMID_CORE4 = 8'd159;
32 // localparam MEMID_CORE2 = 8'd191;
33 // localparam MEMID_CORE3 = 8'd223;
35 localparam MEMID_CORE1 = 8'd127;
36 localparam MEMID_CORE8 = 8'd143;
37 localparam MEMID_CORE4 = 8'd159;
38 localparam MEMID_CORE5 = 8'd175;
39 localparam MEMID_CORE2 = 8'd191;
40 localparam MEMID_CORE7 = 8'd207;
41 localparam MEMID_CORE3 = 8'd223;
42 localparam MEMID_CORE6 = 8'd239;
46 localparam COREID_1 = 3'd0;
47 localparam COREID_2 = 3'd1;
48 localparam COREID_3 = 3'd2;
49 localparam COREID_4 = 3'd3;
50 localparam COREID_5 = 3'd4;
51 localparam COREID_6 = 3'd5;
```

```
localparam COREID_7 = 3'd6;
52
       localparam COREID_8 = 3'd7;
       //instruction memory
       ins_mem #(.ADDR_WIDTH(WIDTH), .INS_WIDTH(WIDTH)) ins_mem(.instruction(INS), .
               PC_address(PC_addr), .clk(clk), .rEn(iROMREAD));
      data_mem #(.DATA_WIDTH(WIDTH), .ADDR_WIDTH(WIDTH)) dt_mem(.data(MEMWRITE_data),
                .addr(DRAM_addr), .wEn(memWRITE), .clk(clk), .mem_out(MEMREAD_data), .rEn(
                memREAD));
       imem_controller #(.WIDTH(WIDTH)) imem_c(.Clk(clk), .INS(INS), .rEN(iROMREAD), .
                PC_OUT(PC_addr),
          .iROMREAD_1(iROMREAD_1), .iROMREAD_2(iROMREAD_2), .iROMREAD_3(iROMREAD_3), .
                iROMREAD_4(iROMREAD_4), .iROMREAD_5(iROMREAD_5), .iROMREAD_6(iROMREAD_6), .
                iROMREAD_7(iROMREAD_7), .iROMREAD_8(iROMREAD_8),
          . \verb|coreS_1(coreS_1)|, |.coreS_2(coreS_2)|, |.coreS_3(coreS_3)|, |.coreS_4(coreS_4)|, |.coreS_5(coreS_4)|, |.coreS_5(coreS_4)|, |.coreS_5(coreS_4)|, |.coreS_5(coreS_4)|, |.coreS_5(coreS_4)|, |.coreS_5(coreS_4)|, |.coreS_5(coreS_4)|, |.coreS_5(coreS_5(coreS_5(coreS_5(coreS_5(coreS_5(coreS_5(coreS_5(coreS_5(coreS_5(coreS_5(coreS_5(coreS_5(coreS_5(coreS_5(coreS_5(coreS_5(coreS_5(coreS_5(coreS_5(coreS_5(coreS_5(coreS_5(coreS_5(coreS_5(coreS_5(coreS
          coreS_5(coreS_5), .coreS_6(coreS_6), .coreS_7(coreS_7), .coreS_8(coreS_8),
.PC_1(PC_1), .PC_2(PC_2), .PC_3(PC_3), .PC_4(PC_4), .PC_5(PC_5), .PC_6(PC_6), .
64
                PC_7(PC_7), .PC_8(PC_8),
          .INS_1(INS_1), .INS_2(INS_2), .INS_3(INS_3), .INS_4(INS_4), .INS_5(INS_5), .
65
                INS_6(INS_6), .INS_7(INS_7), .INS_8(INS_8),
          .imemAV1(imemAV1), .imemAV2(imemAV2), .imemAV3(imemAV3), .imemAV4(imemAV4),
                imemAV5(imemAV5), .imemAV6(imemAV6), .imemAV7(imemAV7), .imemAV8(imemAV8));
       dmem_controller #(.WIDTH(WIDTH)) dmem_c (.Clk(clk), .MEM(MEMREAD_data), .rEN(
               memREAD), .wEN(memWRITE), .DR_OUT(MEMWRITE_data), .addr(DRAM_addr),
       .coreS_1(coreS_1), .coreS_2(coreS_2), .coreS_3(coreS_3), .coreS_4(coreS_4), .
                coreS_5(coreS_5), .coreS_6(coreS_6), .coreS_7(coreS_7), .coreS_8(coreS_8),
       .memAV1(memAV1), .memAV2(memAV2), .memAV3(memAV3), .memAV4(memAV4), .memAV5(
                memAV5), .memAV6(memAV6), .memAV7(memAV7), .memAV8(memAV8),
       AR_1(AR_1), AR_2(AR_2), AR_3(AR_3), AR_4(AR_4), AR_5(AR_5), AR_6(AR_6), .
                AR_7(AR_7), .AR_8(AR_8),
       .DR_1(DR_1), .DR_2(DR_2), .DR_3(DR_3), .DR_4(DR_4), .DR_5(DR_5), .DR_6(DR_6), .
               DR_7(DR_7), .DR_8(DR_8),
       .memREAD_1(memREAD_1), .memREAD_2(memREAD_2), .memREAD_3(memREAD_3), .memREAD_4(
                memREAD_4), .memREAD_5(memREAD_5), .memREAD_6(memREAD_6), .memREAD_7(
                memREAD_7), .memREAD_8(memREAD_8),
       . \verb|memWE_1| (\verb|memWE_1|) , . \verb|memWE_2| (\verb|memWE_2|) , . \verb|memWE_3| (\verb|memWE_3|) , . \verb|memWE_4| (\verb|memWE_4|) , . \|memWE_4| (\verb|memWE_4|) , 
                memWE_5(memWE_5), .memWE_6(memWE_6), .memWE_7(memWE_7), .memWE_8(memWE_8),
       .MEM_1(MEM_1), .MEM_2(MEM_2), .MEM_3(MEM_3), .MEM_4(MEM_4), .MEM_5(MEM_5), .MEM_6
76
                (MEM_6), .MEM_7(MEM_7), .MEM_8(MEM_8));
       core #(.WIDTH(WIDTH)) CORE_O (.Clk(clk), .IROM_dataIn(INS_1), .DRAM_dataIn(MEM_1
                ),.DRAM_dataOut(DR_1),
                                                                               .IROM_addr(PC_1), .DRAM_addr(AR_1), .memREAD(
80
                memREAD_1), .memWRITE(memWE_1),
                                                                               .iROMREAD(iROMREAD_1), .coreS(coreS_1),
81
                                                                               .imemAV(imemAV1), .memAV(memAV1), .MEM_ID(
82
                MEMID_CORE1), .coreID(COREID_1));
       core #(.WIDTH(WIDTH)) CORE_1 (.Clk(clk), .IROM_dataIn(INS_2), .DRAM_dataIn(MEM_2
                ),.DRAM_dataOut(DR_2),
                                                                               .IROM_addr(PC_2), .DRAM_addr(AR_2), .memREAD(
               memREAD_2), .memWRITE(memWE_2), .iROMREAD(iROMREAD_2), .coreS(coreS_2),
                                                                               .imemAV(imemAV2), .memAV(memAV2), .MEM_ID(
                MEMID_CORE2), .coreID(COREID_2));
       core #(.WIDTH(WIDTH)) CORE_2 (.Clk(clk), .IROM_dataIn(INS_3), .DRAM_dataIn(MEM_3
                ),.DRAM_dataOut(DR_3),
```

```
memREAD_3), .memWRITE(memWE_3), .iROMREAD(iROMREAD_3), .coreS(coreS_3),
                                .imemAV(imemAV3), .memAV(memAV3), .MEM_ID(
      MEMID_CORE3), .coreID(COREID_3));
   core #(.WIDTH(WIDTH)) CORE_3 (.Clk(clk), .IROM_dataIn(INS_4), .DRAM_dataIn(MEM_4
      ),.DRAM_dataOut(DR_4),
                                .IROM_addr(PC_4), .DRAM_addr(AR_4), .memREAD(
93
      memREAD_4), .memWRITE(memWE_4), .iROMREAD(iROMREAD_4), .coreS(coreS_4),
                                .imemAV(imemAV4), .memAV(memAV4), .MEM_ID(
94
      MEMID_CORE4), .coreID(COREID_4));
   core #(.WIDTH(WIDTH)) CORE_4 (.Clk(clk), .IROM_dataIn(INS_5), .DRAM_dataIn(MEM_5
      ),.DRAM_dataOut(DR_5),
                                .IROM_addr(PC_5), .DRAM_addr(AR_5), .memREAD(
      memREAD_5), .memWRITE(memWE_5), .iROMREAD(iROMREAD_5), .coreS(coreS_5),
                                .imemAV(imemAV5), .memAV(memAV5), .MEM_ID(
      MEMID_CORE5), .coreID(COREID_5));
   core #(.WIDTH(WIDTH)) CORE_5 (.Clk(clk), .IROM_dataIn(INS_6), .DRAM_dataIn(MEM_6
100
       ),.DRAM_dataOut(DR_6),
                                .IROM_addr(PC_6), .DRAM_addr(AR_6), .memREAD(
101
      memREAD_6), .memWRITE(memWE_6), .iROMREAD(iROMREAD_6), .coreS(coreS_6),
                                .imemAV(imemAV6), .memAV(memAV6), .MEM_ID(
      MEMID_CORE6), .coreID(COREID_6));
   core #(.WIDTH(WIDTH)) CORE_6 (.Clk(clk), .IROM_dataIn(INS_7), .DRAM_dataIn(MEM_7
      ),.DRAM_dataOut(DR_7),
                                .IROM_addr(PC_7), .DRAM_addr(AR_7), .memREAD(
105
      memREAD_7), .memWRITE(memWE_7), .iROMREAD(iROMREAD_7), .coreS(coreS_7),
                                .imemAV(imemAV4), .memAV(memAV7), .MEM_ID(
106
      MEMID_CORE7), .coreID(COREID_7));
107
   core #(.WIDTH(WIDTH)) CORE_7 (.Clk(clk), .IROM_dataIn(INS_8), .DRAM_dataIn(MEM_8
      ),.DRAM_dataOut(DR_8),
                                .IROM_addr(PC_8), .DRAM_addr(AR_8), .memREAD(
      memREAD_8), .memWRITE(memWE_8), .iROMREAD(iROMREAD_8), .coreS(coreS_8),
                                .imemAV(imemAV8), .memAV(memAV8), .MEM_ID(
110
      MEMID_CORE8), .coreID(COREID_8));
   assign proc_state = (coreS_1 && coreS_2 && coreS_3 && coreS_4 && coreS_5 &&
111
       coreS_6 && coreS_7 && coreS_8);
112
   endmodule
   10.2 Core
   'include "proc_param.v"
  module core
   #(parameter WIDTH = 8)(
       input Clk,
       input [WIDTH-1:0] IROM_dataIn ,
                                                                     // --> IR or -->
       input [WIDTH-1:0] DRAM_dataIn ,
                                                                      // --> DR
       input [WIDTH-1:0] MEM_ID,
       input [2:0] coreID,
10
       input imemAV, memAV,
11
       output [WIDTH-1:0] DRAM_dataOut,
                                                                     // from DR
12
                                                                      // PC
       output [WIDTH-1:0] IROM_addr,
13
       output [WIDTH-1:0] DRAM_addr,
                                                                      // AR
14
```

89

15 16 ); .IROM\_addr(PC\_3), .DRAM\_addr(AR\_3), .memREAD(

output wire memREAD, memWRITE, iROMREAD, coreS

```
wire [14:0] wEN;
  wire [5:0] INC;
  wire [4:0] RST;
  wire [2:0] compMUX;
  wire [3:0] aluOP;
  wire zFlag;
24 wire selAR;
25 Wire [4:0] busMUX;
wire coreINC_AR;
27
  wire [WIDTH-1:0] INS;
                                                                    // instruction
      from iROM
  wire [WIDTH-1:0] COMP_IN1;
wire [WIDTH-1:0] COMP_IN2;
wire [WIDTH-1:0] PC_OUT;
wire [WIDTH-1:0] AR_OUT;
  wire [WIDTH-1:0] DR_OUT;
  wire [WIDTH-1:0] RP_OUT;
  wire [WIDTH-1:0] RT_OUT;
  wire [WIDTH-1:0] RT4_OUT;
  wire [WIDTH-1:0] RR_OUT;
  wire [WIDTH-1:0] RM1_OUT;
  wire [WIDTH-1:0] RK1_OUT;
  wire [WIDTH-1:0] RN1_OUT;
  wire [WIDTH-1:0] RM2_OUT;
  wire [WIDTH-1:0] RK2_OUT;
wire [WIDTH-1:0] RN2_OUT;
44 wire [WIDTH-1:0] C1_OUT;
45 wire [WIDTH-1:0] C2_OUT;
46 wire [WIDTH-1:0] C3_OUT;
wire [WIDTH-1:0] AC_OUT;
48 wire [WIDTH-1:0] ALU_OUT;
49 wire [WIDTH-1:0] BUSMUX_OUT;
50 //PC
                                                            15
  PC #(.WIDTH(WIDTH)) PC (.Clk(Clk), .WEN(wEN['PC_W]), .INC(INC['PC_INC]), .BusOut
      (AR_OUT), .dout(PC_OUT));
  Reg_module_W #(.WIDTH(WIDTH)) IR (.Clk(Clk), .WEN(wEN['IR_W]), .BusOut(
      IROM_dataIn), .dout(INS));
  AR #(.WIDTH(WIDTH)) AR (.Clk(Clk), .WEN(wEN['AR_W]), .BusOut(BUSMUX_OUT), .IOut(
      IROM_dataIn), .selAR(selAR), .dout(AR_OUT), .coreID(coreID), .coreINC_AR(
      coreINC_AR));
  //DR
  Reg_module_W #(.WIDTH(WIDTH)) DR (.Clk(Clk), .WEN(wEN['DR_W]), .BusOut(
      BUSMUX_OUT), .dout(DR_OUT));
  Reg_module_W #(.WIDTH(WIDTH)) RP (.Clk(Clk), .WEN(wEN['RP_W]), .BusOut(
      BUSMUX_OUT), .dout(RP_OUT));
60
  Reg_module_RW #(.WIDTH(WIDTH)) RT (.Clk(Clk), .WEN(wEN['RT_W]), .RST(RST['RT_RST
      ]), .BusOut(BUSMUX_OUT), .dout(RT_OUT));
  Reg_module_W #(.WIDTH(WIDTH)) RT4 (.Clk(Clk), .WEN(WEN['RT4_W]), .BusOut(
      BUSMUX_OUT), .dout(RT4_OUT));
                                                           16
  Reg_module_W #(.WIDTH(WIDTH)) RR (.Clk(Clk), .WEN(wEN['RR_W]), .BusOut(
      BUSMUX_OUT), .dout(RR_OUT));
  Reg_module_W #(.WIDTH(WIDTH)) RM1 (.Clk(Clk), .WEN(wEN['RM1_W]), .BusOut(
      BUSMUX_OUT), .dout(RM1_OUT));
69 Reg_module_W #(.WIDTH(WIDTH)) RK1 (.Clk(Clk), .WEN(wEN['RK1_W]), .BusOut(
```

```
BUSMUX_OUT), .dout(RK1_OUT));
70
   Reg_module_W #(.WIDTH(WIDTH)) RN1 (.Clk(Clk), .WEN(wEN['RN1_W]), .BusOut(
      BUSMUX_OUT), .dout(RN1_OUT));
  Reg_module_RI #(.WIDTH(WIDTH)) RM2 (.Clk(Clk), .RST(RST['RM2_RST]), .INC(INC[
       'RM2_INC]), .BusOut(BUSMUX_OUT), .dout(RM2_OUT));
  Reg_module_RI #(.WIDTH(WIDTH)) RK2 (.Clk(Clk), .RST(RST['RK2_RST]), .INC(INC[
       'RK2_INC]), .BusOut(BUSMUX_OUT), .dout(RK2_OUT));
76
  Reg_module_RI #(.WIDTH(WIDTH)) RN2 (.Clk(Clk), .RST(RST['RN2_RST]), .INC(INC[
       'RN2_INC]), .BusOut(BUSMUX_OUT), .dout(RN2_OUT));
  Reg_module_W #(.WIDTH(WIDTH)) RC1 (.Clk(Clk), .WEN(wEN['RC1_W]), .BusOut(
      BUSMUX_OUT), .dout(C1_OUT));
80
  Reg_module_WI #(.WIDTH(WIDTH)) RC2 (.Clk(Clk), .WEN(wEN['RC2_W]), .INC(INC[
81
       'RC2_INC]), .BusOut(BUSMUX_OUT), .dout(C2_OUT));
82
   Reg_module_WI #(.WIDTH(WIDTH)) RC3 (.Clk(Clk), .WEN(wEN['RC3_W]), .INC(INC[
83
       'RC3_INC]), .BusOut(BUSMUX_OUT), .dout(C3_OUT));
84
   Reg_module_RW #(.WIDTH(WIDTH)) AC (.Clk(Clk), .WEN(wEN['AC_W]), .RST(RST['AC_RST
      ]), .BusOut(ALU_OUT), .dout(AC_OUT));
   //AT.U
   Alu #(.WIDTH(WIDTH)) ALU (.AC(AC_OUT), .BusOut(BUSMUX_OUT), .result_ac(ALU_OUT),
88
        .ALU_OP(aluOP), .MEM_ID(MEM_ID));
89
   mux_3to1_8bit COMPMUX1 (.mux_inN(RN1_OUT), .mux_inK(RK1_OUT), .mux_inM(RM1_OUT)
      , .mux_sel(compMUX), .mux_out(COMP_IN1));
   mux_3to1_8bit COMPMUX2 (.mux_inN(RN2_OUT), .mux_inK(RK2_OUT), .mux_inM(RM2_OUT)
      , .mux_sel(compMUX), .mux_out(COMP_IN2));
   Comp #(.WIDTH(WIDTH)) COMP (.R1(COMP_IN1), .R2(COMP_IN2), .z(zFlag));
  Bus_mux #(.WIDTH(WIDTH)) BUSMUX(.MEM(DRAM_dataIn), .AR(AR_OUT), .DR(DR_OUT), .RP
      (RP_OUT), .RT(RT_OUT), .RM1(RM1_OUT), .RK1(RK1_OUT), .RN1(RN1_OUT), .RM2(
      RM2_OUT), .RK2(RK2_OUT), .RN2(RN2_OUT), .C1(C1_OUT), .C2(C2_OUT), .C3(C3_OUT
      ), .AC(AC_OUT), .mux_sel(busMUX), .Bus_select(BUSMUX_OUT), .RR(RR_OUT), .RT4
      (RT4_OUT));
  //CU
  controlunit #(.WIDTH(WIDTH)) CU (.Clk(Clk), .z(zFlag), .INS(INS), .iROMREAD(
      iROMREAD), .memREAD(memREAD), .memWRITE(memWRITE), .wEN(wEN), .selAR(selAR),
        .busMUX(busMUX), .INC(INC), .RST(RST), .compMUX(compMUX), .aluOP(aluOP), .
      coreS(coreS), .memAV(memAV), .imemAV(imemAV), .coreINC_AR(coreINC_AR));
97
  assign IROM_addr = PC_OUT;
  assign DRAM_dataOut = DR_OUT;
100
  assign DRAM_addr = AR_OUT;
101
  endmodule
   10.3 Data Memory Controller
  module dmem_controller#(parameter WIDTH=8)(
```

```
module dmem_controller#(parameter WIDTH=8)(
input Clk,
input coreS_1, coreS_2, coreS_3,coreS_4, coreS_5, coreS_6, coreS_7, coreS_8,
input [WIDTH-1:0] AR_1, AR_2, AR_3,AR_4, AR_5, AR_6, AR_7, AR_8,
input [WIDTH-1:0] DR_1, DR_2, DR_3, DR_4, DR_5, DR_6, DR_7, DR_8,
input [WIDTH-1:0]MEM, //from DRAM
input memREAD_1, memREAD_2, memREAD_3,memREAD_4, memREAD_5, memREAD_6,
memREAD_7, memREAD_8,
input memWE_1, memWE_2, memWE_3,memWE_4, memWE_5, memWE_6, memWE_7, memWE_8,
```

```
output reg rEN,
9
      output reg wEN,
      output reg [WIDTH-1:0] MEM_1, MEM_2, MEM_3, MEM_4, MEM_5, MEM_6, MEM_7, MEM_8
11
      output reg [WIDTH-1:0] addr,
                                                                //to DRAM
12
      output reg [WIDTH-1:0] DR_OUT,
13
      14
                    //to cores
  );
15
  localparam NORM = 5'b00000;
  localparam NORMEND =5'b00001;
  localparam AR_1_2 = 5'b00010;
20 localparam AR_2_1 = 5'b00011;
  localparam AR_2_2 = 5'b00100;
  localparam AR_3_1 = 5'b00101;
  localparam AR_3_2 = 5'b00110;
  localparam AR_4_1 = 5'b00111;
  localparam AR_4_2 = 5'b01000;
  localparam AR_5_1 = 5'b01001;
  localparam AR_5_2 = 5'b01010;
  localparam AR_6_1 = 5'b01011;
  localparam AR_6_2 = 5'b01100;
  localparam AR_7_1 = 5'b01101;
  localparam AR_7_2 = 5'b01110;
  localparam AR_8_1 = 5'b01111;
  localparam AR_8_2 = 5'b10000;
35 localparam DR_1_1 = 5'b10001;
36 localparam DR_1_2 = 5'b10010;
37 localparam DR_1_3 = 5'b10011;
38 localparam DR_1_4 = 5'b10100;
39 localparam DR_1_5 = 5'b10101;
40 localparam DR_1_6 = 5'b10110;
  localparam DR_1_7 = 5'b10111;
  reg [4:0] NEXT_STATE_DC=NORM;
  reg [4:0] STATE_DC = NORM;
44
45
  always @(posedge Clk) begin
46
      STATE_DC=NEXT_STATE_DC;
47
      case (STATE_DC)
48
49
       NORM: begin
          memAV1 <= 0;
50
          memAV2 <= 0;
51
          memAV3 <= 0;
          memAV4 <= 0;
          memAV5 <= 0;
54
          memAV6 <= 0;
55
          memAV7 <= 0;
56
          memAV8 <= 0;
57
          rEN <= 0;
58
          wEN <= 0;
          if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
      && coreS_6==0 && coreS_7==0 && coreS_8==0) begin
              if (memREAD_1==1 && memREAD_2==1 && memREAD_3==1 && memREAD_4==1 &&
      memREAD_5==1 && memREAD_6==1 && memREAD_7==1 && memREAD_8==1) begin
                  62
      ==AR_6 && AR_6==AR_7 && AR_7==AR_8) begin // Active 8 cores, same addresses
                     rEN <= 1;
63
                      addr <= AR_1;
64
                      NEXT_STATE_DC <= NORMEND;</pre>
65
                      memAV1 <= 1;
```

```
memAV2 <= 1;
67
                          memAV3 <= 1;
                          memAV4 <= 1;
                          memAV5 <= 1;
70
                          memAV6 <= 1;
71
                          memAV7 <= 1;
72
                          memAV8 <= 1;
73
74
                     end
75
                     else begin
                                             // Active 8 cores, different addresses
76
                          rEN <= 1;
77
                          addr <= AR_1;
                          NEXT_STATE_DC <= AR_1_2;</pre>
81
                   end
                   else if(memWE_1==1 && memWE_2==1 && memWE_3==1 && memWE_4==1 &&
82
       memWE_5==1 && memWE_6==1 && memWE_7==1 && memWE_8==1) begin
                        wEN <= 1;
83
                        addr <= AR_1;
84
                        DR_OUT <= DR_1;
85
                        memAV1 <= 0;
86
                        memAV2 <= 0;
87
                        memAV3 <= 0;
88
                        memAV4 <= 0;
                        memAV5 <= 0;
90
                        memAV6 <= 0;
91
                       memAV7 <= 0;
92
                        memAV8 <= 0;
93
                        NEXT_STATE_DC <= DR_1_1;</pre>
94
                   end
95
96
              else if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 &&
       coreS_5==0 && coreS_6==0 && coreS_7==0 && coreS_8==1) begin
                   if (memREAD_1==1 && memREAD_2==1 && memREAD_3==1 && memREAD_4==1 &&
        memREAD_5==1 && memREAD_6==1 && memREAD_7==1) begin
                        if (AR_1==AR_2 && AR_2==AR_3 && AR_3==AR_4 && AR_4==AR_5 &&
       AR_5 == AR_6 \&\& AR_6 == AR_7) begin
                          rEN <= 1;
100
                          addr <= AR_1;
101
                          NEXT_STATE_DC <= NORMEND;</pre>
102
                          memAV1 <= 1;
103
                          memAV2 <= 1;
104
                          memAV3 <= 1;
105
106
                          memAV4 <= 1;
                          memAV5 <= 1;
107
                          memAV6 <= 1;
108
                          memAV7 <= 1;
110
                     end
                     else begin
111
                          rEN <= 1;
112
                          addr <= AR_1;
113
                          NEXT_STATE_DC <= AR_1_2;</pre>
114
115
                   end
116
                   else if (memWE_1 == 1 && memWE_2 == 1 && memWE_3 == 1 && memWE_4 == 1 &&
       memWE_5==1 && memWE_6==1 && memWE_7==1) begin
                        wEN <= 1;
                        addr <= AR_1;
119
                        DR_OUT <= DR_1;
120
                        memAV1 <= 0;
121
                        memAV2 <= 0;
122
                        memAV3 <= 0;
123
                        memAV4 <= 0;
124
```

```
memAV5 <= 0;
125
                        memAV6 <= 0;
126
                        memAV7 <= 0;
                        NEXT_STATE_DC <= DR_1_1;</pre>
                    end
130
               end
131
132
               else if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 &&
133
       coreS_5==0 && coreS_6==0 && coreS_7==1 && coreS_8==1) begin
                   if (memREAD_1==1 && memREAD_2==1 && memREAD_3==1 && memREAD_4==1 &&
134
        memREAD_5==1 && memREAD_6==1) begin
                        if (AR_1 == AR_2 && AR_2 == AR_3 && AR_3 == AR_4 && AR_4 == AR_5 &&
       AR_5 == AR_6) begin
                          rEN \ll 1;
                           addr <= AR_1;
137
                           NEXT_STATE_DC <= NORMEND;</pre>
138
                          memAV1 <= 1;
139
                          memAV2 <= 1;
140
                          memAV3 <= 1;
141
                          memAV4 <= 1;
142
                          memAV5 <= 1;
143
                          memAV6 <= 1;
144
                      end
                      else begin
147
                          rEN \ll 1;
                           addr <= AR_1;
148
                           NEXT_STATE_DC <= AR_1_2;</pre>
149
                      end
150
151
                    else if (memWE_1 == 1 && memWE_2 == 1 && memWE_3 == 1 && memWE_4 == 1 &&
152
       memWE_5==1 && memWE_6==1) begin
                        wEN <= 1;
153
                        addr <= AR_1;
                        DR_OUT <= DR_1;
                        memAV1 <= 0;
                        memAV2 <= 0;
157
                        memAV3 <= 0;
158
                        memAV4 <= 0;
159
                        memAV5 <= 0;
160
                        memAV6 <= 0;
161
                        NEXT_STATE_DC <= DR_1_1;</pre>
162
163
164
165
               end
166
               else if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 &&
167
       coreS_5==0 && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
                   if (memREAD_1==1 && memREAD_2==1 && memREAD_3==1 && memREAD_4==1 &&
168
        memREAD_5 == 1) begin
                        if (AR_1 == AR_2 && AR_2 == AR_3 && AR_3 == AR_4 && AR_4 == AR_5) begin
169
                          rEN <= 1;
170
                           addr <= AR_1;
171
                           NEXT_STATE_DC <= NORMEND;</pre>
172
                          memAV1 <= 1;
                          memAV2 <= 1;
                          memAV3 <= 1;
                          memAV4 <= 1;
176
                          memAV5 <= 1;
177
                        end
178
                        else begin
179
                          rEN <= 1;
180
                           addr <= AR_1;
181
```

```
NEXT_STATE_DC <= AR_1_2;</pre>
182
                         end
183
                    end
185
                    else if(memWE_1==1 && memWE_2==1 && memWE_3==1 && memWE_4==1 &&
        memWE_5==1) begin
                        wEN <= 1;
187
                        addr <= AR_1;
188
                        DR_OUT <= DR_1;
189
                        memAV1 <= 0;
190
                        memAV2 <= 0;
191
                        memAV3 <= 0;
192
                        memAV4 <= 0;
                        memAV5 <= 0;
                        NEXT_STATE_DC <= DR_1_1;</pre>
                    end
196
               end
197
               else if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 &&
198
        coreS_5==1 && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
                    if (memREAD_1==1 && memREAD_2==1 && memREAD_3==1 && memREAD_4==1)
199
        begin
                         if (AR_1 == AR_2 && AR_2 == AR_3 && AR_3 == AR_4) begin
200
                           rEN <= 1;
201
                           addr <= AR_1;
                           NEXT_STATE_DC <= NORMEND;</pre>
                           memAV1 <= 1;
                           memAV2 <= 1;
205
                           memAV3 <= 1;
206
                           memAV4 <= 1;
207
                        end
208
                        else begin
209
                           rEN <= 1;
210
                           addr <= AR_1;
211
                           NEXT_STATE_DC <= AR_1_2;</pre>
                         end
                    end
214
215
                    else if(memWE_1==1 && memWE_2==1 && memWE_3==1 && memWE_4==1)
216
        begin
                        wEN <= 1;
217
                         addr <= AR_1;
218
                        DR_OUT <= DR_1;
219
                        memAV1 <= 0;
220
221
                        memAV2 <= 0;
                        memAV3 <= 0;
222
                        memAV4 <= 0;
223
                        NEXT_STATE_DC <= DR_1_1;</pre>
224
225
                    end
226
227
               else if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==1 &&
228
        coreS_5==1 && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
                    if (memREAD_1 == 1 && memREAD_2 == 1 && memREAD_3 == 1) begin
229
                         if (AR_1 == AR_2 && AR_2 == AR_3) begin
230
                           rEN <= 1;
                           addr <= AR_1;
                           NEXT_STATE_DC <= NORMEND;</pre>
234
                           memAV1 <= 1;
                           memAV2 <= 1;
235
                           memAV3 <= 1;
236
                         end
237
                        else begin
238
                           rEN <= 1;
239
```

```
addr <= AR_1;
240
                           NEXT_STATE_DC <= AR_1_2;</pre>
241
                         end
243
                    end
                    else if(memWE_1==1 && memWE_2==1 && memWE_3==1) begin
245
                         wEN <= 1;
246
                         addr <= AR_1;
247
                         DR_OUT <= DR_1;
248
                         memAV1 <= 0;
249
                         memAV2 <= 0;
250
                         memAV3 <= 0;
251
                         NEXT_STATE_DC <= DR_1_1;</pre>
                    end
254
               end
255
256
               else if (coreS_1==0 && coreS_2==0 && coreS_3==1 && coreS_4==1 &&
257
        coreS_5==1 && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
                    if (memREAD_1==1 && memREAD_2==1) begin
258
                         if(AR_1==AR_2) begin
259
                           rEN <= 1;
260
                           addr <= AR_1;
261
                           NEXT_STATE_DC <= NORMEND;</pre>
262
                           memAV1 <= 1;
                           memAV2 <= 1;
                         end
265
                         else begin
266
                           rEN <= 1;
267
                           addr <= AR_1;
268
                           NEXT_STATE_DC <= AR_1_2;</pre>
269
270
                    end
271
                    else if(memWE_1==1 && memWE_2==1) begin
                         wEN <= 1;
                         addr <= AR_1;
274
                         DR_OUT <= DR_1;
275
                         memAV1 <= 0;
276
                         memAV2 <= 0;
277
                         NEXT_STATE_DC <= DR_1_1;</pre>
278
                    end
279
280
281
282
               else if (coreS_1==0 && coreS_2==1 && coreS_3==1 && coreS_4==1 &&
        coreS_5==1 && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
                    if (memREAD_1==1) begin
                           rEN <= 1;
285
                           addr <= AR_1;
286
                           NEXT_STATE_DC <= NORMEND;</pre>
287
                           memAV1 <= 1;
288
                    end
289
                    else if(memWE_1==1) begin
290
                         wEN <= 1;
291
                         addr <= AR_1;
                         DR_OUT <= DR_1;</pre>
                         memAV1 <= 1;
                         NEXT_STATE_DC <= NORM;</pre>
295
                    end
296
               end
297
298
           end
299
           NORMEND: begin
```

```
if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
301
         && coreS_6==0 && coreS_7==0 && coreS_8==0) begin
                  MEM_1 <= MEM;</pre>
                  MEM_2 <= MEM;</pre>
                  MEM_3 <= MEM;</pre>
                  MEM_4 <= MEM;</pre>
305
                  MEM_5 <= MEM;
306
                  MEM_6 <= MEM;</pre>
307
                  MEM_7 <= MEM;</pre>
308
                  MEM_8 <= MEM;</pre>
309
                  memAV1 <= 0;
                                            // memAV = 0 in AR_1
310
                  memAV2 <= 0;
311
                  memAV3 <= 0;
                  memAV4 <= 0;
                  memAV5 <= 0;
314
                  memAV6 <= 0;
315
                  memAV7 <= 0;
316
                  memAV8 <= 0;
317
318
               end
               else if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 &&
319
        coreS_5==0 && coreS_6==0 && coreS_7==0 && coreS_8==1) begin
                  MEM_1 <= MEM;</pre>
320
                  MEM_2 <= MEM;</pre>
321
                  MEM_3 <= MEM;</pre>
322
                  MEM_4 \leftarrow MEM;
323
                  MEM_5 <= MEM;</pre>
                  MEM_6 <= MEM;</pre>
325
                  MEM_7 <= MEM;</pre>
326
                  memAV1 <= 0;
                                            // memAV = 0 in AR_1
327
                  memAV2 <= 0;
328
                  memAV3 <= 0;
329
                  memAV4 <= 0;
330
                  memAV5 <= 0;
331
                  memAV6 <= 0;
                  memAV7 <= 0;
334
               end
               else if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 &&
335
        coreS_5==0 && coreS_6==0 && coreS_7==1 && coreS_8==1) begin
                  MEM_1 <= MEM;</pre>
336
                  MEM_2 <= MEM;</pre>
337
                  MEM_3 <= MEM;</pre>
338
                  MEM_4 <= MEM;
339
                  MEM_5 <= MEM;</pre>
340
341
                  MEM_6 <= MEM;</pre>
                                            // memAV = 0 in AR_1
342
                  memAV1 <= 0;
                  memAV2 <= 0;
343
                  memAV3 <= 0;
344
                  memAV4 <= 0;
345
                  memAV5 <= 0;
346
                  memAV6 <= 0;
347
348
               else if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 &&
349
        coreS_5==0 && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
                  MEM_1 \le MEM;
350
351
                  MEM_2 <= MEM;
                  MEM_3 <= MEM;
                  MEM_4 \le MEM;
354
                  MEM_5 <= MEM;
                  memAV1 <= 0;
                                            // memAV = 0 in AR_1
355
                  memAV2 <= 0;
356
                  memAV3 <= 0;
357
                  memAV4 <= 0;
358
                  memAV5 <= 0;
359
```

```
360
               else if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 &&
361
        coreS_5==1 && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
                 MEM_1 <= MEM;</pre>
                 MEM_2 <= MEM;</pre>
                 MEM_3 <= MEM;</pre>
364
                 MEM_4 <= MEM;
365
                 memAV1 <= 0;
                                          // memAV = 0 in AR_1
366
                 memAV2 <= 0;
367
                 memAV3 <= 0;
368
                 memAV4 <= 0;
369
370
               else if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==1 &&
        coreS_5==1 && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
                 MEM_1 <= MEM;</pre>
372
                 MEM_2 <= MEM;</pre>
373
                 MEM_3 <= MEM;</pre>
374
                 memAV1 <= 0;
                                           // memAV = 0 in AR_1
375
                 memAV2 <= 0;
376
                 memAV3 <= 0;
377
378
               else if (coreS_1==0 && coreS_2==0 && coreS_3==1 && coreS_4==1 &&
379
        coreS_5==1 && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
                 MEM_1 <= MEM;</pre>
                 MEM_2 <= MEM;</pre>
381
                 memAV1 <= 0;
                                           // memAV = 0 in AR_1
                 memAV2 <= 0;
383
384
               else if (coreS_1==0 && coreS_2==1 && coreS_3==1 && coreS_4==1 &&
385
        coreS_5==1 && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
                 MEM_1 <= MEM;</pre>
386
                 memAV1 <= 0;
                                           // memAV = 0 in AR_1
387
               end
388
               NEXT_STATE_DC <= NORM;</pre>
391
          end
392
          AR_1_2: begin
393
               if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
394
         && coreS_6==0 && coreS_7==0 && coreS_8==0) begin
                 MEM_1 <= MEM;</pre>
395
                 memAV1 <= 0;
396
                 memAV2 <= 0;
397
                 memAV3 <= 0;
398
                 memAV4 <= 0;
                 memAV5 <= 0;
400
                 memAV6 <= 0;
401
                 memAV7 <= 0;
402
                 memAV8 <= 0;
403
                 NEXT_STATE_DC <= AR_2_1;</pre>
404
405
406
               if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
407
        && coreS_6==0 && coreS_7==0 && coreS_8==1) begin
                 MEM_1 <= MEM;
                 memAV1 <= 0;
                 memAV2 <= 0;
                 memAV3 <= 0;
411
                 memAV4 <= 0;
412
                 memAV5 <= 0;
413
                 memAV6 <= 0;
414
                 memAV7 <= 0;
415
                 NEXT_STATE_DC <= AR_2_1;</pre>
416
```

```
end
418
               if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
420
        && coreS_6==0 && coreS_7==1 && coreS_8==1) begin
                 MEM_1 <= MEM;</pre>
421
                 memAV1 <= 0;
422
                 memAV2 <= 0;
423
                 memAV3 <= 0;
424
                 memAV4 <= 0;
425
                 memAV5 <= 0;
426
                 memAV6 <= 0;
427
                 NEXT_STATE_DC <= AR_2_1;</pre>
               end
430
431
               if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
432
        && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
                 MEM_1 <= MEM;</pre>
433
                 memAV1 <= 0;
434
                 memAV2 <= 0;
435
                 memAV3 <= 0;
436
                 memAV4 <= 0;
437
                 memAV5 <= 0;
438
                 NEXT_STATE_DC <= AR_2_1;</pre>
439
440
441
               end
               if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==1
442
        && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
                 MEM_1 <= MEM;</pre>
443
                 memAV1 <= 0;
444
                 memAV2 <= 0;
445
                 memAV3 <= 0;
446
                 memAV4 <= 0;
                 NEXT_STATE_DC <= AR_2_1;</pre>
449
450
               end
               if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==1 && coreS_5==1
451
        && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
                 MEM_1 <= MEM;</pre>
452
                 memAV1 <= 0;
453
                 memAV2 <= 0;
454
                 memAV3 <= 0;
455
456
                 NEXT_STATE_DC <= AR_2_1;</pre>
458
               if (coreS_1==0 && coreS_2==0 && coreS_3==1 && coreS_4==1 && coreS_5==1
459
        && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
                 MEM_1 <= MEM;</pre>
460
                 memAV1 <= 0;
461
                 memAV2 <= 0;
462
                 NEXT_STATE_DC <= AR_2_1;</pre>
463
464
               end
465
               if (coreS_1==0 && coreS_2==1 && coreS_3==1 && coreS_4==1 && coreS_5==1
         && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
467
                 MEM_1 <= MEM;</pre>
468
                 memAV1 <= 0;
                 NEXT_STATE_DC <= NORM;</pre>
469
470
               end
471
472
          end
473
```

417

```
474
         AR_2_1: begin
475
             rEN <= 1;
             addr <= AR_2;
             NEXT_STATE_DC <= AR_2_2;</pre>
478
             479
        && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
               memAV1 <= 1;
480
               memAV2 <= 1;
481
             end
482
         end
483
484
         AR_2_2: begin
           if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
       && coreS_6==0 && coreS_7==0 && coreS_8==0) begin
               MEM_2 \leftarrow MEM;
487
               memAV1 <= 0;
488
               memAV2 <= 0;
489
               memAV3 <= 0;
490
               memAV4 <= 0;
491
               memAV5 <= 0;
492
               memAV6 <= 0;
493
               memAV7 <= 0;
494
               memAV8 <= 0;
               NEXT_STATE_DC <= AR_3_1;</pre>
           end
498
           499
       && coreS_6==0 && coreS_7==0 && coreS_8==1) begin
               MEM_2 <= MEM;</pre>
500
               memAV1 <= 0;
501
               memAV2 <= 0;
502
               memAV3 <= 0;
503
               memAV4 <= 0;
               memAV5 <= 0;
               memAV6 <= 0;
               memAV7 <= 0;
507
               NEXT_STATE_DC <= AR_3_1;</pre>
508
           end
509
510
           if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
511
       && coreS_6==0 && coreS_7==1 && coreS_8==1) begin
               MEM_2 <= MEM;</pre>
512
513
               memAV1 <= 0;
               memAV2 <= 0;
514
               memAV3 <= 0;
               memAV4 <= 0;
               memAV5 <= 0;
517
               memAV6 <= 0;
518
               NEXT_STATE_DC <= AR_3_1;</pre>
519
520
           if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
521
       && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
               MEM_2 \leftarrow MEM;
522
               memAV1 <= 0;
               memAV2 <= 0;
               memAV3 <= 0;
526
               memAV4 <= 0;
               memAV5 <= 0;
527
               NEXT_STATE_DC <= AR_3_1;</pre>
528
529
           if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==1
530
       && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
```

```
MEM_2 <= MEM;</pre>
531
                 memAV1 <= 0;
532
                 memAV2 <= 0;
                 memAV3 <= 0;
                 memAV4 <= 0;
                 NEXT_STATE_DC <= AR_3_1;</pre>
536
             end
537
            if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==1 && coreS_5==1
538
       && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
                 MEM_2 <= MEM;</pre>
539
                 memAV1 <= 0;
540
                 memAV2 <= 0;
541
                 memAV3 <= 0;
                 NEXT_STATE_DC <= AR_3_1;</pre>
544
             end
             if (coreS_1==0 && coreS_2==0 && coreS_3==1 && coreS_4==1 && coreS_5==1
545
       && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
                 MEM_2 <= MEM;</pre>
546
                 memAV1 <= 0;
547
                 memAV2 <= 0;
548
                 NEXT_STATE_DC <= NORM;</pre>
549
             end
550
551
          end
554
          AR_3_1: begin
            rEN <= 1;
555
            addr <= AR_3;
556
            NEXT_STATE_DC <= AR_3_2;</pre>
557
             if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==1 && coreS_5==1
558
       && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
                                                                      //when 3 cores are
        working
                 memAV1 <= 1;
559
                 memAV2 <= 1;
560
                 memAV3 <= 1;
562
            end
          end
563
564
          AR_3_2: begin
565
               if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
566
         && coreS_6==0 && coreS_7==0 && coreS_8==0) begin
                 MEM_3 <= MEM;</pre>
567
                 memAV1 <= 0;
568
569
                 memAV2 <= 0;
                 memAV3 <= 0;
570
                 memAV4 <= 0;
571
                 memAV4 <= 0;
572
                 memAV5 <= 0;
573
                 memAV6 <= 0;
574
                 memAV7 <= 0;
575
                 memAV8 <= 0;
576
                 NEXT_STATE_DC <= AR_4_1;</pre>
577
578
579
               if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
         && coreS_6==0 && coreS_7==0 && coreS_8==1) begin
581
                 MEM_3 <= MEM;</pre>
                 memAV1 <= 0;
582
                 memAV2 <= 0;
583
                 memAV3 <= 0;
584
                 memAV4 <= 0;
585
                 memAV4 <= 0;
586
                 memAV5 <= 0;
587
```

```
memAV6 <= 0;
588
                 memAV7 <= 0;
589
                 NEXT_STATE_DC <= AR_4_1;</pre>
591
            if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
593
       && coreS_6==0 && coreS_7==1 && coreS_8==1) begin
                 MEM_3 <= MEM;</pre>
594
                 memAV1 <= 0;
595
                 memAV2 <= 0;
596
                 memAV3 <= 0;
597
                 memAV4 <= 0;
598
                 memAV4 <= 0;
                 memAV5 <= 0;
                 memAV6 <= 0;
601
                 NEXT_STATE_DC <= AR_4_1;</pre>
602
               end
603
               if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
604
         && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
                 MEM_3 <= MEM;</pre>
605
                 memAV1 <= 0;
606
                 memAV2 <= 0;
607
                 memAV3 <= 0;
608
                 memAV4 <= 0;
                 memAV4 <= 0;
610
                 memAV5 <= 0;
611
                 NEXT_STATE_DC <= AR_4_1;</pre>
612
613
               if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==1
614
         && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
                 MEM_3 <= MEM;</pre>
615
                 memAV1 <= 0;
616
                 memAV2 <= 0;
617
                 memAV3 <= 0;
                 memAV4 <= 0;
                 NEXT_STATE_DC <= AR_4_1;</pre>
620
621
               end
               if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==1 && coreS_5==1
622
         && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
                 MEM_3 <= MEM;</pre>
623
                 memAV1 <= 0;
624
                 memAV2 <= 0;
625
                 memAV3 <= 0;
626
627
                 NEXT_STATE_DC <= NORM;</pre>
               end
630
631
          end
632
633
          AR_4_1: begin
634
            rEN <= 1;
635
             addr \leq AR_4;
636
            NEXT_STATE_DC <= AR_4_2;</pre>
637
             if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==1
       && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
                 memAV1 <= 1;
                 memAV2 <= 1;
640
                 memAV3 <= 1;
641
                 memAV4 <= 1;
642
            end
643
644
          end
645
```

```
646
          AR_4_2:begin
647
               if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
       && coreS_6==0 && coreS_7==0 && coreS_8==0) begin
                 MEM_4 <= MEM;</pre>
                 memAV1 <= 0;
650
                 memAV2 <= 0;
651
                 memAV3 <= 0;
652
                 memAV4 <= 0;
653
                 memAV5 <= 0;
654
                 memAV6 <= 0;
655
                 memAV7 <= 0;
656
                 memAV8 <= 0;
                 NEXT_STATE_DC <= AR_5_1;</pre>
659
               end
660
               if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
661
       && coreS_6==0 && coreS_7==0 && coreS_8==1) begin
                 MEM_4 <= MEM;</pre>
662
                 memAV1 <= 0;
663
                 memAV2 <= 0;
664
                 memAV3 <= 0;
665
                 memAV4 <= 0;
666
                 memAV5 <= 0;
                 memAV6 <= 0;
                 memAV7 <= 0;
                 NEXT_STATE_DC <= AR_5_1;</pre>
670
671
               if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
672
       && coreS_6==0 && coreS_7==1 && coreS_8==1) begin
                 MEM_4 <= MEM;</pre>
673
                 memAV1 <= 0;
674
                 memAV2 <= 0;
675
                 memAV3 <= 0;
                 memAV4 <= 0;
                 memAV5 <= 0;
678
                 memAV6 <= 0;
679
                 NEXT_STATE_DC <= AR_5_1;</pre>
680
681
               end
               if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
682
       && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
                 MEM_4 <= MEM;
683
                 memAV1 <= 0;
684
685
                 memAV2 <= 0;
                 memAV3 <= 0;
                 memAV4 <= 0;
                 memAV5 <= 0;
                 NEXT_STATE_DC <= AR_5_1;</pre>
689
690
               if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==1
691
       && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
                 MEM_4 <= MEM;</pre>
692
                 memAV1 <= 0;
693
                 memAV2 <= 0;
                 memAV3 <= 0;
                 memAV4 <= 0;
697
                 NEXT_STATE_DC <= NORM;</pre>
698
               end
699
          end
700
701
          AR_5_1: begin
702
            rEN <= 1;
703
```

```
addr <= AR_5;
704
            NEXT_STATE_DC <= AR_5_2;</pre>
705
            if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
       && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
                memAV1 <= 1;
                memAV2 <= 1;
708
                memAV3 <= 1;
709
                memAV4 <= 1;
710
                memAV5 <= 1;
711
            end
712
713
          end
714
           AR_5_2:begin
              if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
717
       && coreS_6==0 && coreS_7==0 && coreS_8==0) begin
                MEM_5 <= MEM;</pre>
718
                memAV1 <= 0;
719
                memAV2 <= 0;
720
                memAV3 <= 0;
721
                memAV4 <= 0;
722
                memAV5 <= 0;
723
                memAV6 <= 0;
724
                memAV7 <= 0;
725
                memAV8 <= 0;
                NEXT_STATE_DC <= AR_6_1;</pre>
727
728
              end
              729
       && coreS_6==0 && coreS_7==0 && coreS_8==1) begin
                MEM_5 <= MEM;</pre>
730
                memAV1 <= 0;
731
                memAV2 <= 0;
732
                memAV3 <= 0;
733
                memAV4 <= 0;
                memAV5 <= 0;
                memAV6 <= 0;
                memAV7 <= 0;
737
                NEXT_STATE_DC <= AR_6_1;</pre>
738
739
              end
              if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
740
       && coreS_6==0 && coreS_7==1 && coreS_8==1) begin
                MEM_5 <= MEM;</pre>
741
                memAV1 <= 0;
742
743
                memAV2 <= 0;
                memAV3 <= 0;
                memAV4 <= 0;
                memAV5 <= 0;
                memAV6 <= 0;
747
                NEXT_STATE_DC <= AR_6_1;</pre>
748
              end
749
              if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
750
       && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
                MEM_5 <= MEM;</pre>
751
                memAV1 <= 0;
752
                memAV2 <= 0;
                memAV3 <= 0;
                memAV4 <= 0;
756
                memAV5 <= 0;
                NEXT_STATE_DC <= NORM;</pre>
757
              end
758
          end
759
760
           AR_6_1: begin
761
```

```
rEN <= 1;
762
            addr <= AR_6;
763
            NEXT_STATE_DC <= AR_6_2;</pre>
            if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
       && coreS_6==0 && coreS_7==1 && coreS_8==1) begin
                 memAV1 <= 1;
766
                 memAV2 <= 1;
767
                 memAV3 <= 1;
768
                 memAV4 <= 1;
769
                 memAV5 <= 1;
770
                 memAV6 <= 1;
771
             end
772
          end
775
          AR_6_2:begin
776
               if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
777
       && coreS_6==0 && coreS_7==0 && coreS_8==0) begin
                 MEM_6 <= MEM;</pre>
778
                 memAV1 <= 0;
779
                 memAV2 <= 0;
780
                 memAV3 <= 0;
781
                 memAV4 <= 0;
782
                 memAV5 <= 0;
783
                 memAV6 <= 0;
                 memAV7 <= 0;
                 memAV8 <= 0;
786
                 NEXT_STATE_DC <= AR_7_1;</pre>
787
               end
788
               if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
789
       && coreS_6==0 && coreS_7==0 && coreS_8==1) begin
                 MEM_6 <= MEM;</pre>
790
                 memAV1 <= 0;
791
                 memAV2 <= 0;
                 memAV3 <= 0;
                 memAV4 <= 0;
                 memAV5 <= 0;
795
                 memAV6 <= 0;
796
                 memAV7 <= 0;
797
                 NEXT_STATE_DC <= AR_7_1;</pre>
798
               end
799
800
               if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
801
       && coreS_6==0 && coreS_7==1 && coreS_8==1) begin
802
                 MEM_6 <= MEM;
                 memAV1 <= 0;
                 memAV2 <= 0;
                 memAV3 <= 0;
805
                 memAV4 <= 0;
806
                 memAV5 <= 0;
807
                 memAV6 <= 0;
808
                 NEXT_STATE_DC <= NORM;</pre>
809
               end
810
          end
811
          AR_7_1: begin
814
            rEN <= 1;
815
            addr \leftarrow AR_7;
            NEXT_STATE_DC <= AR_7_2;</pre>
816
            if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
817
       && coreS_6==0 && coreS_7==0 && coreS_8==1) begin
                 memAV1 <= 1;
818
                 memAV2 <= 1;
819
```

```
memAV3 <= 1;
820
                  memAV4 <= 1;
821
                  memAV5 <= 1;
                  memAV6 <= 1;
                  memAV7 <= 1;
824
825
             end
826
          end
827
828
          AR_7_2:begin
829
               if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
830
        && coreS_6==0 && coreS_7==0 && coreS_8==0) begin
                 MEM_7 <= MEM;
                 memAV1 <= 0;
                 memAV2 <= 0;
                 memAV3 <= 0;
834
                 memAV4 <= 0;
835
                 memAV5 <= 0;
836
                 memAV6 <= 0;
837
                 memAV7 <= 0;
838
                 memAV8 <= 0;
839
                  NEXT_STATE_DC <= AR_8_1;</pre>
840
841
               if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0
        && coreS_6==0 && coreS_7==0 && coreS_8==1) begin
                 MEM_7 <= MEM;</pre>
                 memAV1 <= 0;
844
                 memAV2 <= 0;
845
                 memAV3 <= 0;
846
                 memAV4 <= 0;
847
                 memAV5 <= 0;
848
                 memAV6 <= 0;
849
                 memAV7 <= 0;
850
                 NEXT_STATE_DC <= NORM;</pre>
851
               end
          end
853
854
          AR_8_1: begin
855
            rEN <= 1;
856
             addr <= AR_8;
857
             NEXT_STATE_DC <= AR_8_2;</pre>
858
             memAV1 <= 1;
859
             memAV2 <= 1;
860
861
             memAV3 <= 1;
             memAV4 <= 1;
862
             memAV5 <= 1;
             memAV6 <= 1;
             memAV7 <= 1;
865
             memAV8 <= 1;
866
867
          end
868
869
          AR_8_2:begin
870
             MEM_8 <= MEM;</pre>
871
             memAV1 <= 0;
             memAV2 <= 0;
874
             memAV3 <= 0;
             memAV4 <= 0;
875
             memAV5 <= 0;
876
             memAV6 <= 0;
877
             memAV7 <= 0;
878
             memAV8 <= 0;
879
             NEXT_STATE_DC <= NORM;</pre>
880
```

```
881
          end
882
886
          DR_1_1:begin
887
             if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0 &&
888
         coreS_6==0 && coreS_7==0 && coreS_8==0) begin
              wEN <= 1;
889
              addr <= AR_2;
890
              DR_OUT <= DR_2;
891
              memAV1 <= 0;
              memAV2 <= 0;
              memAV3 <= 0;
              memAV4 <= 0;
895
              memAV5 <= 0;
896
              memAV6 <= 0;
897
              memAV7 <= 0;
898
              memAV8 <= 0;
899
900
              NEXT_STATE_DC <= DR_1_2;</pre>
901
             end
902
903
            else if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5
       ==0 && coreS_6==0 && coreS_7==0 && coreS_8==1) begin
              wEN <= 1;
905
              addr <= AR_2;
906
              DR_OUT <= DR_2;
907
              memAV1 <= 0;
908
              memAV2 <= 0;
909
              memAV3 <= 0;
910
              memAV4 <= 0;
911
              memAV5 <= 0;
              memAV6 <= 0;
              memAV7 <= 0;
914
915
              NEXT_STATE_DC <= DR_1_2;</pre>
916
917
            else if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5
918
        ==0 && coreS_6==0 && coreS_7==1 && coreS_8==1) begin
              wEN <= 1;
919
              addr <= AR_2;
920
              DR_OUT <= DR_2;
921
              memAV1 <= 0;
922
              memAV2 <= 0;
              memAV3 <= 0;
              memAV4 <= 0;
925
              memAV5 <= 0;
926
              memAV6 <= 0;
927
              NEXT_STATE_DC <= DR_1_2;</pre>
928
929
            else if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5
930
       ==0 && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
              wEN \ll 1;
              addr \leftarrow AR_2;
              DR_OUT <= DR_2;
934
              memAV1 <= 0;
              memAV2 <= 0;
935
              memAV3 <= 0;
936
              memAV4 <= 0;
937
              memAV5 <= 0;
938
              NEXT_STATE_DC <= DR_1_2;</pre>
939
```

```
940
            else if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5
941
       ==1 && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
             wEN <= 1;
             addr <= AR_2;
             DR_OUT <= DR_2;
944
             memAV1 <= 0;
945
             memAV2 <= 0;
946
             memAV3 <= 0;
947
             memAV4 <= 0;
948
             NEXT_STATE_DC <= DR_1_2;</pre>
949
950
            else if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==1 && coreS_5
       ==1 && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
             wEN <= 1;
             addr <= AR_2;
953
             DR_OUT <= DR_2;
954
             memAV1 <= 0;
955
             memAV2 <= 0;
956
             memAV3 <= 0;
957
             NEXT_STATE_DC <= DR_1_2;</pre>
958
959
            else if(coreS_1==0 && coreS_2==0 && coreS_3==1 && coreS_4==1 && coreS_5
960
       ==1 && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
             wEN <= 1;
             addr <= AR_2;
             DR_OUT <= DR_2;
963
             memAV1 <= 1;
964
             memAV2 <= 1;
965
             NEXT_STATE_DC <= NORM;</pre>
966
            end
967
968
969
          end
          DR_1_2:begin
972
            if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0 &&
973
        coreS_6==0 && coreS_7==0 && coreS_8==0) begin
             wEN <= 1;
974
             addr <= AR_3;
975
             DR_OUT <= DR_3;
976
             memAV1 <= 0;
977
             memAV2 <= 0;
978
979
             memAV3 <= 0;
             memAV4 <= 0;
980
             memAV5 <= 0;
981
             memAV6 <= 0;
             memAV7 <= 0;
983
             memAV8 <= 0;
984
985
             NEXT_STATE_DC <= DR_1_3;</pre>
986
987
            else if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5
988
       ==0 && coreS_6==0 && coreS_7==0 && coreS_8==1) begin
             wEN \ll 1;
             addr \leftarrow AR_3;
             DR_OUT <= DR_3;
992
             memAV1 <= 0;
             memAV2 <= 0;
993
             memAV3 <= 0;
994
             memAV4 <= 0;
995
             memAV5 <= 0;
996
             memAV6 <= 0;
997
```

```
memAV7 <= 0;
998
              NEXT_STATE_DC <= DR_1_3;</pre>
1001
             else if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5
1002
        ==0 && coreS_6==0 && coreS_7==1 && coreS_8==1) begin
              wEN <= 1;
1003
              addr <= AR_3;
1004
              DR_OUT <= DR_3;
1005
              memAV1 <= 0;
1006
              memAV2 <= 0;
1007
              memAV3 <= 0;
1008
              memAV4 <= 0;
              memAV5 <= 0;
              memAV6 <= 0;
1011
              NEXT_STATE_DC <= DR_1_3;</pre>
1012
1013
             else if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5
1014
        ==0 && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
              wEN <= 1;
1015
              addr <= AR_3;
1016
              DR_OUT <= DR_3;
1017
              memAV1 <= 0;
1018
              memAV2 <= 0;
              memAV3 <= 0;
              memAV4 <= 0;
              memAV5 <= 0;
1022
              NEXT_STATE_DC <= DR_1_3;</pre>
1023
1024
             else if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5
1025
        ==0 && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
              wEN <= 1;
1026
              addr \leq AR_3;
1027
              DR_OUT <= DR_3;
              memAV1 <= 0;
              memAV2 <= 0;
1030
              memAV3 <= 0;
1031
              memAV4 <= 0;
1032
              memAV5 <= 0;
1033
              NEXT_STATE_DC <= DR_1_3;</pre>
1034
1035
             else if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5
1036
        ==1 && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
1037
              wEN <= 1;
              addr <= AR_3;
              DR_OUT <= DR_3;
              memAV1 <= 0;
              memAV2 <= 0;
1041
              memAV3 <= 0;
1042
              memAV4 <= 0;
1043
              NEXT_STATE_DC <= DR_1_3;</pre>
1044
1045
             else if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==1 && coreS_5
1046
        ==1 && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
              wEN \ll 1;
              addr \leftarrow AR_3;
              DR_OUT <= DR_3;
1050
              memAV1 <= 1;
              memAV2 <= 1;
1051
              memAV3 <= 1;
1052
              NEXT_STATE_DC <= NORM;</pre>
1053
             end
1054
           end
1055
```

```
1056
           DR_1_3:begin
             if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0 &&
         coreS_6==0 && coreS_7==0 && coreS_8==0) begin
              wEN <= 1;
              addr <= AR_4;
1060
              DR_OUT <= DR_4;
1061
              memAV1 <= 0;
1062
              memAV2 <= 0;
1063
              memAV3 <= 0;
1064
              memAV4 <= 0;
1065
              memAV5 <= 0;
1066
              memAV6 <= 0;
              memAV7 <= 0;
              memAV8 <= 0;
1069
1070
              NEXT_STATE_DC <= DR_1_4;</pre>
1071
1072
             else if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5
1073
        ==0 && coreS_6==0 && coreS_7==0 && coreS_8==1) begin
              wEN <= 1;
1074
              addr <= AR_4;
1075
              DR_OUT <= DR_4;
1076
              memAV1 <= 0;
              memAV2 <= 0;
              memAV3 <= 0;
              memAV4 <= 0;
1080
              memAV5 <= 0;
1081
              memAV6 <= 0;
1082
              memAV7 <= 0;
1083
              NEXT_STATE_DC <= DR_1_4;</pre>
1084
1085
             else if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5
1086
        ==0 && coreS_6==0 && coreS_7==1 && coreS_8==1) begin
              wEN \ll 1;
              addr <= AR_4;
1088
              DR_OUT <= DR_4;
1089
              memAV1 <= 0;
1090
              memAV2 <= 0;
1091
              memAV3 <= 0;
1092
              memAV4 <= 0;
1093
              memAV5 <= 0;
1094
              memAV6 <= 0;
1095
1096
              NEXT_STATE_DC <= DR_1_4;</pre>
             else if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5
        ==0 && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
              wEN <= 1;
1099
              addr <= AR_4;
1100
              DR_OUT <= DR_4;
1101
              memAV1 <= 0;
1102
              memAV2 <= 0;
1103
              memAV3 <= 0;
1104
              memAV4 <= 0;
1105
1106
              memAV5 <= 0;
              NEXT_STATE_DC <= DR_1_4;</pre>
1108
             else if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5
1109
        ==1 && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
              wEN <= 1;
1110
              addr <= AR_4;
1111
              DR_OUT <= DR_4;
1112
              memAV1 <= 1;
1113
```

```
memAV2 <= 1;
1114
              memAV3 <= 1;
1115
              memAV4 <= 1;
              NEXT_STATE_DC <= NORM;</pre>
1117
1118
1119
           end
1120
           DR_1_4:begin
1121
             if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0 &&
1122
         coreS_6==0 && coreS_7==0 && coreS_8==0) begin
              wEN <= 1;
1123
              addr <= AR_5;
1124
              DR_OUT <= DR_5;
              memAV1 <= 0;
              memAV2 <= 0;
1127
              memAV3 <= 0;
1128
              memAV4 <= 0;
1129
              memAV5 <= 0;
1130
              memAV6 <= 0;
1131
              memAV7 <= 0;
1132
              memAV8 <= 0;
1133
1134
              NEXT_STATE_DC <= DR_1_5;</pre>
1135
             else if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5
        ==0 && coreS_6==0 && coreS_7==0 && coreS_8==1) begin
              wEN <= 1;
1138
              addr <= AR_5;
1139
              DR_OUT <= DR_5;
1140
              memAV1 <= 0;
1141
              memAV2 <= 0;
1142
              memAV3 <= 0;
1143
              memAV4 <= 0;
1144
              memAV5 <= 0;
              memAV6 <= 0;
              memAV7 <= 0;
1147
              NEXT_STATE_DC <= DR_1_5;</pre>
1148
1149
             else if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5
1150
        ==0 && coreS_6==0 && coreS_7==1 && coreS_8==1) begin
              wEN <= 1;
1151
              addr <= AR_5;
1152
              DR_OUT <= DR_5;
1153
1154
              memAV1 <= 0;
              memAV2 <= 0;
              memAV3 <= 0;
              memAV4 <= 0;
1157
              memAV5 <= 0;
1158
              memAV6 <= 0;
1159
              NEXT_STATE_DC <= DR_1_5;</pre>
1160
1161
             else if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5
1162
        ==0 && coreS_6==1 && coreS_7==1 && coreS_8==1) begin
              wEN <= 1;
1163
              addr \leftarrow AR_5;
              DR_OUT <= DR_5;
              memAV1 <= 1;
              memAV2 <= 1;
1167
              memAV3 <= 1;
1168
              memAV4 <= 1;
1169
              memAV5 <= 1;
1170
              NEXT_STATE_DC <= NORM;</pre>
1171
1172
             end
```

```
end
1173
         DR_1_5:begin
1174
              if (coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0 &&
1175
         coreS_6==0 && coreS_7==0 && coreS_8==0) begin
              wEN <= 1;
1176
              addr <= AR_6;
1177
              DR_OUT <= DR_6;
1178
              memAV1 <= 0;
1179
              memAV2 <= 0;
1180
              memAV3 <= 0;
1181
              memAV4 <= 0;
1182
              memAV5 <= 0;
1183
              memAV6 <= 0;
              memAV7 <= 0;
              memAV8 <= 0;
1186
1187
              NEXT_STATE_DC <= DR_1_6;</pre>
1188
1189
             else if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5
1190
        ==0 && coreS_6==0 && coreS_7==0 && coreS_8==1) begin
              wEN <= 1;
1191
               addr <= AR_6;
1192
              DR_OUT <= DR_6;
1193
              memAV1 <= 0;
              memAV2 <= 0;
              memAV3 <= 0;
              memAV4 <= 0;
1197
              memAV5 <= 0;
1198
              memAV6 <= 0;
1199
              memAV7 <= 0;
1200
              NEXT_STATE_DC <= DR_1_6;</pre>
1201
1202
             else if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5
1203
        ==0 && coreS_6==0 && coreS_7==1 && coreS_8==1) begin
              wEN <= 1;
              addr <= AR_6;
1205
              DR_OUT <= DR_6;
1206
              memAV1 <= 1;
1207
              memAV2 <= 1;
1208
              memAV3 <= 1;
1209
              memAV4 <= 1;
1210
              memAV5 <= 1;
1211
              memAV6 <= 1;
1212
1213
              NEXT_STATE_DC <= NORM;</pre>
             end
           end
1215
1216
1217
         DR_1_6:begin
             if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0 &&
1218
         coreS_6==0 && coreS_7==0 && coreS_8==0) begin
              wEN <= 1;
1219
              addr <= AR_7;
1220
              DR_OUT <= DR_7;
1221
              memAV1 <= 0;
1222
              memAV2 <= 0;
1224
              memAV3 <= 0;
              memAV4 <= 0;
1225
              memAV5 <= 0;
1226
              memAV6 <= 0;
1227
              memAV7 <= 0;
1228
              memAV8 <= 0;
1229
1230
              NEXT_STATE_DC <= DR_1_7;</pre>
1231
```

```
end
1232
              else if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5
1233
        ==0 && coreS_6==0 && coreS_7==0 && coreS_8==1) begin
              wEN <= 1;
              addr <= AR_7;
              DR_OUT <= DR_7;
1236
              memAV1 <= 1;
1237
              memAV2 <= 1;
1238
              memAV3 <= 1;
1239
              memAV4 <= 1;
1240
              memAV5 <= 1;
1241
              memAV6 <= 1;
1242
              memAV7 <= 1;
              NEXT_STATE_DC <= NORM;</pre>
1245
             end
1246
           end
1247
         DR_1_7:begin
1248
             if(coreS_1==0 && coreS_2==0 && coreS_3==0 && coreS_4==0 && coreS_5==0 &&
1249
         coreS_6==0 && coreS_7==0 && coreS_8==0) begin
              wEN <= 1;
1250
              addr <= AR_8;
1251
              DR_OUT <= DR_8;
1252
              memAV1 <= 1;
              memAV2 <= 1;
1254
              memAV3 <= 1;
1255
              memAV4 <= 1;
1256
              memAV5 <= 1;
1257
              memAV6 <= 1;
1258
              memAV7 <= 1;
1259
              memAV8 <= 1;
1260
1261
              NEXT_STATE_DC <= NORM;</pre>
1262
             end
           end
1265
1266
1267
         endcase
1268
1269
    end
1270
1271
1272
1273
    endmodule
1274
    10.4 Data Memory
   // Quartus Prime Verilog Template
```

```
// Single port RAM with single read/write address
  module data_mem
  #(parameter DATA_WIDTH=8, parameter ADDR_WIDTH=8)
           input [(DATA_WIDTH-1):0] data,
           input [(ADDR_WIDTH-1):0] addr,
9
           input wEn, clk, rEn,
           output [(DATA_WIDTH-1):0] mem_out
10
  );
11
12
           // Declare the RAM variable
13
           reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];
14
           // Variable to hold the registered read address
```

```
reg [ADDR_WIDTH-1:0] addr_reg;
17
           //outfile
           integer outfile;
21
           initial begin
22
                    $readmemh("D:\\Academic\\ACA\\SEM5 TRONIC ACA\\SEMESTER 5\\CSD\\
23
      FPGA\\00 - Git\\fpga-quartus\\8_CORE\\MULTI_CORE_edit\\data_mem.txt",ram);
           end
24
25
           always @ (negedge clk)
26
27
           begin
                    // Write
                    if (wEn) begin
                             ram[addr] <= data;</pre>
30
                             addr_reg <= addr;
31
                    end
32
                    if (rEn) begin
33
                             addr_reg <= addr;
34
35
                    $writememh("D:\\Academic\\ACA\\SEM5 TRONIC ACA\\SEMESTER 5\\CSD
36
       \\FPGA\\00 - Git\\fpga-quartus\\8_CORE\\MULTI_CORE_edit\\result.txt",ram);
           end
37
           assign mem_out = ram[addr_reg];
  endmodule
```

### 10.5 Instruction Memory Controller

```
module imem_controller#(parameter WIDTH=8)(
       input Clk,
       input iROMREAD_1, iROMREAD_2, iROMREAD_3, iROMREAD_4, iROMREAD_5, iROMREAD_6
      , iROMREAD_7, iROMREAD_8,
                                                 //rEn signals from each core
       input coreS_1, coreS_2, coreS_3, coreS_4, coreS_5, coreS_6, coreS_7, coreS_8,
                                  //core states from each core
       input [WIDTH-1:0] PC_1, PC_2, PC_3,PC_4, PC_5, PC_6, PC_7, PC_8,
5
                       //addresses from each core
       input [WIDTH-1:0] INS,
                                                                              //
      Instruction from IROM
       output reg rEN,
                                                                              //rEn
      signal to IROM
       output reg [WIDTH-1:0] PC_OUT,
                                                                              //read
      address to IROM
       output reg [WIDTH-1:0]INS_1, INS_2, INS_3,INS_4, INS_5, INS_6, INS_7, INS_8,
                         //read instructions to cores
       output reg imemAV1, imemAV2, imemAV3, imemAV4, imemAV5, imemAV6, imemAV7,
10
      imemAV8
                                     //IROM read state signal to each core
  );
11
  localparam NORMI = 3'b000;
12
  localparam NORMENDI = 3'b001;
13
14
  reg [2:0] NEXT_STATE_IC=NORMI;
  reg [2:0] STATE_IC=NORMI;
17
18
19
  always @(negedge Clk) begin
20
       STATE_IC = NEXT_STATE_IC;
21
       case (STATE_IC)
22
23
           if ((coreS_1==0) && (coreS_2==0) && (coreS_3==0) && (coreS_4==0) && (
24
      coreS_5==0) && (coreS_6==0) && (coreS_7==0) && (coreS_8==0)) begin
               if(iROMREAD_1==1 && iROMREAD_2==1 && iROMREAD_3==1 && iROMREAD_4==1
```

```
&& iROMREAD_5==1 && iROMREAD_6==1 && iROMREAD_7==1 && iROMREAD_8==1) begin
                       rEN <= 1;
26
                       PC_OUT <= PC_1;</pre>
27
                       NEXT_STATE_IC <= NORMENDI;</pre>
28
                       imemAV1 <= 1;</pre>
                       imemAV2 <= 1;</pre>
30
                       imemAV3 <= 1;</pre>
31
                       imemAV4 <= 1;</pre>
32
                       imemAV5 <= 1;</pre>
33
                       imemAV6 <= 1;</pre>
34
                       imemAV7 <= 1;</pre>
35
                       imemAV8 <= 1;</pre>
                  end
                  else begin
                       rEN <= 0;
                       imemAV1 <= 0;</pre>
40
                       imemAV2 <= 0;</pre>
41
                       imemAV3 <= 0;</pre>
42
                       imemAV4 <= 0;</pre>
43
                       imemAV5 <= 0;</pre>
44
                       imemAV6 <= 0;</pre>
45
                       imemAV7 <= 0;</pre>
46
                       imemAV8 <= 0;</pre>
47
                       NEXT_STATE_IC <= NORMI;</pre>
49
50
                  end
             end
51
             else if((coreS_1==0) && (coreS_2==0) && (coreS_3==0) && (coreS_4==0) &&
        (coreS_5==0) && (coreS_6==0) && (coreS_7==0) && (coreS_8==1)) begin
                  if(iROMREAD_1==1 && iROMREAD_2==1 && iROMREAD_3==1 && iROMREAD_4==1
53
        && iROMREAD_5==1 && iROMREAD_6==1 && iROMREAD_7==1) begin
                      rEN <= 1;
54
                      PC_OUT <= PC_1;</pre>
                      NEXT_STATE_IC <= NORMENDI;</pre>
                       imemAV1 <= 1;
                       imemAV2 <= 1;</pre>
                       imemAV3 <= 1;</pre>
59
                       imemAV4 <= 1;</pre>
60
                       imemAV5 <= 1;</pre>
61
                       imemAV6 <= 1;</pre>
62
                       imemAV7 <= 1;</pre>
63
                  end
64
65
                  else begin
66
                       rEN \ll 0;
                       imemAV1 <= 0;</pre>
67
                       imemAV2 <= 0;</pre>
68
                       imemAV3 <= 0;</pre>
69
                       imemAV4 <= 0;</pre>
70
                       imemAV5 <= 0;</pre>
71
                       imemAV6 <= 0;</pre>
72
                       imemAV7 <= 0;</pre>
73
                       NEXT_STATE_IC <= NORMI;</pre>
74
75
                  end
             end
79
             else if((coreS_1==0) && (coreS_2==0) && (coreS_3==0) && (coreS_4==0) &&
80
        (coreS_5==0) && (coreS_6==0) && (coreS_7==1) && (coreS_8==1)) begin
                  if(iROMREAD_1==1 && iROMREAD_2==1 && iROMREAD_3==1 && iROMREAD_4==1
81
        && iROMREAD_5==1 && iROMREAD_6==1) begin
                      rEN <= 1;
82
                      PC_OUT <= PC_1;</pre>
83
```

```
NEXT_STATE_IC <= NORMENDI;</pre>
84
                         imemAV1 <= 1;</pre>
85
                         imemAV2 <= 1;</pre>
                         imemAV3 <= 1;</pre>
87
                         imemAV4 <= 1;</pre>
                         imemAV5 <= 1;</pre>
89
                         imemAV6 <= 1;</pre>
90
91
                   end
92
                   else begin
93
                         rEN <= 0;
94
                         imemAV1 <= 0;</pre>
                         imemAV2 <= 0;</pre>
                         imemAV3 <= 0;</pre>
                         imemAV4 <= 0;</pre>
                         imemAV5 <= 0;</pre>
99
                         imemAV6 <= 0;</pre>
100
101
                         NEXT_STATE_IC <= NORMI;</pre>
102
103
                   end
104
105
              end
106
107
              else if((coreS_1==0) && (coreS_2==0) && (coreS_3==0) && (coreS_4==0) &&
         (coreS_5==0) && (coreS_6==1) && (coreS_7==1) && (coreS_8==1)) begin
                   if(iROMREAD_1==1 && iROMREAD_2==1 && iROMREAD_3==1 && iROMREAD_4==1
109
        && iROMREAD_5 == 1) begin
                       rEN <= 1;
110
                       PC_OUT <= PC_1;</pre>
111
                       NEXT_STATE_IC <= NORMENDI;</pre>
112
                         imemAV1 <= 1;
113
                         imemAV2 <= 1;</pre>
114
                         imemAV3 <= 1;</pre>
                         imemAV4 <= 1;</pre>
                         imemAV5 <= 1;</pre>
117
118
                   end
119
                   else begin
120
                        rEN \ll 0;
121
                         imemAV1 <= 0;</pre>
122
                         imemAV2 <= 0;</pre>
123
                         imemAV3 <= 0;</pre>
124
                         imemAV4 <= 0;</pre>
125
                         imemAV5 <= 0;</pre>
126
                         NEXT_STATE_IC <= NORMI;</pre>
127
129
                   end
130
              end
131
132
              else if((coreS_1==0) && (coreS_2==0) && (coreS_3==0) && (coreS_4==0) &&
133
         (coreS_5==1) && (coreS_6==1) && (coreS_7==1) && (coreS_8==1)) begin
                   if(iROMREAD_1==1 && iROMREAD_2==1 && iROMREAD_3==1 && iROMREAD_4==1)
134
          begin
                       rEN <= 1;
                       PC_OUT <= PC_1;</pre>
                       NEXT_STATE_IC <= NORMENDI;</pre>
137
                         imemAV1 <= 1;</pre>
138
                         imemAV2 <= 1;</pre>
139
                         imemAV3 <= 1;</pre>
140
                         imemAV4 <= 1;</pre>
141
142
```

```
end
143
                   else begin
144
                        rEN <= 0;
                        imemAV1 <= 0;</pre>
                        imemAV2 <= 0;</pre>
147
                        imemAV3 <= 0;</pre>
148
                        imemAV4 <= 0;
149
                        NEXT_STATE_IC <= NORMI;</pre>
150
151
                   end
152
153
              end
154
              else if((coreS_1==0) && (coreS_2==0) && (coreS_3==0) && (coreS_4==1) &&
        (coreS_5==1) && (coreS_6==1) && (coreS_7==1) && (coreS_8==1)) begin
                   if(iROMREAD_1==1 && iROMREAD_2==1 && iROMREAD_3==1) begin
157
                      rEN <= 1;
158
                      PC_OUT <= PC_1;</pre>
159
                      NEXT_STATE_IC <= NORMENDI;</pre>
160
                        imemAV1 <= 1;</pre>
161
                        imemAV2 <= 1;</pre>
162
                        imemAV3 <= 1;</pre>
163
164
165
                   end
                   else begin
167
                       rEN <= 0;
168
                        imemAV1 <= 0;</pre>
169
                        imemAV2 <= 0;</pre>
170
                        imemAV3 <= 0;</pre>
171
                        NEXT_STATE_IC <= NORMI;</pre>
172
173
                   end
174
176
              end
177
              else if((coreS_1==0) && (coreS_2==0) && (coreS_3==1) && (coreS_4==1) &&
178
        (coreS_5==1) && (coreS_6==1) && (coreS_7==1) && (coreS_8==1)) begin
                   if(iROMREAD_1==1 && iROMREAD_2==1) begin
179
                      rEN <= 1;
180
                      PC_OUT <= PC_1;</pre>
181
                      NEXT_STATE_IC <= NORMENDI;</pre>
182
                        imemAV1 <= 1;</pre>
183
184
                        imemAV2 <= 1;
185
                   end
188
                   else begin
189
                        rEN \ll 0;
190
                        imemAV1 <= 0;</pre>
191
                        imemAV2 <= 0;</pre>
192
                        NEXT_STATE_IC <= NORMI;</pre>
193
194
                   end
197
              end
198
              else if((coreS_1==0) && (coreS_2==1) && (coreS_3==1) && (coreS_4==1) &&
199
        (coreS_5==1) && (coreS_6==1) && (coreS_7==1) && (coreS_8==1)) begin
                   if(iROMREAD_1==1) begin
200
                      rEN <= 1;
201
                      PC_OUT <= PC_1;</pre>
202
```

```
NEXT_STATE_IC <= NORMENDI;</pre>
203
                          imemAV1 <= 1;</pre>
204
                    end
208
                    else begin
209
                         rEN \ll 0;
210
                         imemAV1 <= 0;</pre>
211
                         NEXT_STATE_IC <= NORMI;</pre>
212
213
                    end
214
               end
217
218
         NORMENDI:
219
            if((coreS_1==0) && (coreS_2==0) && (coreS_3==0) && (coreS_4==0) && (
220
         coreS_5==0) && (coreS_6==0) && (coreS_7==0) && (coreS_8==0)) begin
               INS_1 <= INS;</pre>
221
               INS_2 <= INS;</pre>
222
               INS_3 <= INS;</pre>
223
               INS_4 <= INS;</pre>
224
              INS_5 <= INS;</pre>
225
              INS_6 <= INS;</pre>
              INS_7 <= INS;</pre>
227
              INS_8 <= INS;</pre>
228
              imemAV1 <= 1;</pre>
229
              imemAV2 <= 1;</pre>
230
              imemAV3 <= 1;</pre>
231
               imemAV4 <= 1;</pre>
232
               imemAV5 <= 1;</pre>
233
               imemAV6 <= 1;
234
               imemAV7 <= 1;
               imemAV8 <= 1;</pre>
              NEXT_STATE_IC <= NORMI;</pre>
237
238
            end
239
            else if((coreS_1==0) && (coreS_2==0) && (coreS_3==0) && (coreS_4==0) && (
240
         coreS_5==0) && (coreS_6==0) && (coreS_7==0) && (coreS_8==1)) begin
               INS_1 <= INS;</pre>
241
               INS_2 <= INS;</pre>
242
               INS_3 <= INS;</pre>
243
               INS_4 <= INS;</pre>
244
               INS_5 <= INS;</pre>
245
              INS_6 <= INS;</pre>
              INS_7 <= INS;</pre>
               imemAV1 <= 1;</pre>
248
               imemAV2 <= 1;</pre>
249
               imemAV3 <= 1;</pre>
250
               imemAV4 <= 1;</pre>
251
               imemAV5 <= 1;</pre>
252
               imemAV6 <= 1;</pre>
253
               imemAV7 <= 1;
254
              NEXT_STATE_IC <= NORMI;</pre>
            end
257
           else if((coreS_1==0) && (coreS_2==0) && (coreS_3==0) && (coreS_4==0) && (
258
         coreS_5==0) && (coreS_6==0) && (coreS_7==1) && (coreS_8==1)) begin
               INS_1 <= INS;</pre>
259
               INS_2 <= INS;</pre>
260
               INS_3 <= INS;</pre>
261
               INS_4 <= INS;</pre>
262
```

```
INS_5 <= INS;</pre>
263
              INS_6 <= INS;</pre>
264
              imemAV1 <= 1;</pre>
              imemAV2 <= 1;
              imemAV3 <= 1;</pre>
              imemAV4 <= 1;</pre>
268
              imemAV5 <= 1;</pre>
269
              imemAV6 <= 1;</pre>
270
             NEXT_STATE_IC <= NORMI;</pre>
271
           end
272
273
           else if((coreS_1==0) && (coreS_2==0) && (coreS_3==0) && (coreS_4==0) && (
274
        coreS_5==0) && (coreS_6==1) && (coreS_7==1) && (coreS_8==1)) begin
              INS_1 <= INS;</pre>
              INS_2 <= INS;</pre>
276
              INS_3 <= INS;</pre>
277
              INS_4 <= INS;</pre>
278
              INS_5 <= INS;</pre>
279
              imemAV1 <= 1;</pre>
280
              imemAV2 <= 1;</pre>
281
              imemAV3 <= 1;</pre>
282
              imemAV4 <= 1;</pre>
283
              imemAV5 <= 1;</pre>
284
              NEXT_STATE_IC <= NORMI;</pre>
           end
287
           else if((coreS_1==0) && (coreS_2==0) && (coreS_3==0) && (coreS_4==0) && (
288
        coreS_5==1) && (coreS_6==1) && (coreS_7==1) && (coreS_8==1)) begin
              INS_1 <= INS;</pre>
289
              INS_2 <= INS;</pre>
290
              INS_3 <= INS;</pre>
291
              INS_4 <= INS;</pre>
292
              imemAV1 <= 1;
293
              imemAV2 <= 1;
              imemAV3 <= 1;
              imemAV4 <= 1;
             NEXT_STATE_IC <= NORMI;</pre>
297
298
           end
299
           else if((coreS_1==0) && (coreS_2==0) && (coreS_3==0) && (coreS_4==1) && (
300
        coreS_5==1) && (coreS_6==1) && (coreS_7==1) && (coreS_8==1)) begin
              INS_1 <= INS;</pre>
301
              INS_2 <= INS;</pre>
302
              INS_3 <= INS;</pre>
303
              imemAV1 <= 1;</pre>
              imemAV2 <= 1;
              imemAV3 <= 1;</pre>
307
             NEXT_STATE_IC <= NORMI;</pre>
308
           end
309
           else if((coreS_1==0) && (coreS_2==0) && (coreS_3==1) && (coreS_4==1) && (
310
        coreS_5==1) && (coreS_6==1) && (coreS_7==1) && (coreS_8==1)) begin
              INS_1 <= INS;</pre>
311
              INS_2 <= INS;</pre>
312
313
              imemAV1 <= 1;
314
              imemAV2 <= 1;
315
             NEXT_STATE_IC <= NORMI;</pre>
316
           end
317
           else if((coreS_1==0) && (coreS_2==1) && (coreS_3==1) && (coreS_4==1) && (
318
        coreS_5==1) && (coreS_6==1) && (coreS_7==1) && (coreS_8==1)) begin
              INS_1 <= INS;</pre>
319
              imemAV1 <= 1;</pre>
320
```

## 10.6 Instruction Memory

```
module ins_mem
  #(parameter ADDR_WIDTH=8, parameter INS_WIDTH=9)
3
             [(ADDR_WIDTH-1):0] PC_address, // Input Address
       input
       input clk, rEn,
5
       output reg [(INS_WIDTH-1):0] instruction // Instruction at memory
      location Address
   );
8
       reg [(INS_WIDTH-1):0] mem[2**ADDR_WIDTH-1:0]; // 2**ADDR_WIDTH
10
11
           initial
12
           begin
13
                   $readmemh("D:\\Academic\\ACA\\SEM5 TRONIC ACA\\SEMESTER 5\\CSD\\
14
      FPGA\\00 - Git\\fpga-quartus\\8_CORE\\MULTI_CORE_edit\\ins_mem.txt",mem);
           end
17
       always @(posedge clk) begin
18
          if (rEn == 1) begin
19
               instruction <= mem[PC_address];</pre>
20
           end
21
       end
22
23
  endmodule
```

### 10.7 Control Unit

```
'include "cu_param.v"
 //Control unit outputs
 // iROMREAD
 // memREAD
                      //AR read, memory read, DR write
6 // memWRITE
8 // [14:0] wEN
 //REGISTERS:
_{10} // RT4 Rr PC IR AR DR RP RT RM1 RK1 RN1 C1 C2 C3 AC
 // 14 13 12 _11
                       10 9 8 _7 6 5 4 _3 2 1
13
  // [4:0] busMUX
                       (2**4)
14
  // RT4 Rr MEM
                    AR
                       DR RP
                              RT RM1 RK1 RN1 RM2 RK2 RN2 C1 C2 C3
15
           16
              15
                    14 13
                          12
                              11
                                  10 9 8 7 6 5 4
                                                               2
                                                                  1
 // [5:0] INC
20 // PC RM2 RK2 RN2 C2 C3
```

```
21 // 5 4 3 2 1 0
23 // [4:0] RST
<sub>24</sub> // RT RM2
                 RK2
                        RN2
                                AC
25 // 4
                  2
          3
                         1
27 // [2:0] compMUX
                                //both muxes get the same control signal
28 // M1-M2 K1-K2
                       N1 - N2
              1
31 // [3:0] aluOP
32 // ADDMEM ADD
                      MUL
                                SET
33 // 3
             2
                       1
  //NEXT INSTRUCTION
  module controlunit
38
  #(parameter WIDTH = 8)
39
40
       input Clk,
41
       input z,
                                                 //JUMP flag
42
      input [WIDTH-1:0] INS,
                                                 //Instruction from the Instruction
      memory
      input memAV,
                                                 //DATA MEMORY AVAILABLE flag
44
      input imemAV,
                                                 //INSTRUCTION MEMORY AVAILABLE flag
45
      output reg iROMREAD,
                                                 //rEn of IROM
46
                                                 //rEN of DRAM
      output reg memREAD,
47
      output reg memWRITE,
                                                 //wEN of DRAM
48
      output reg [14:0] wEN,
                                                 //wEN bitmask of core registers
49
      output reg selAR,
                                                 //flag to be used in address
50
      fetching to AR from IROM
      output reg coreINC_AR,
                                                 //flag to be used in increament the
51
      addresses by the coreID
      output reg [4:0] busMUX,
                                                 //Bus selector
       output reg [5:0] INC,
                                                 //Register increment bitmask
53
        output reg [4:0] RST,
                                                     //Register reset bitmask
54
       output reg [2:0] compMUX,
                                                 // {\tt Control\ signal\ to\ the\ comparator}
55
       output reg [3:0] aluOP,
                                                 //{\tt Control} signal to the ALU
56
       output reg coreS
                                                 //Core state flag
57
  );
58
59
60
61
  reg [7:0] NEXT_STATE='FETCH_1;
  reg [7:0] STATE='FETCH_1;
  reg zFlag, memAVREG, jmpMFlag;
  always @(negedge Clk) begin
65
      zFlag = z;
66
       memAVREG = memAV;
67
68
  //DEFINE ALL THE STATES OF THE CONTROL UNIT
  always @(posedge Clk) begin
       STATE = NEXT_STATE;
       case(STATE)
74
           'NOOP_1 : begin
                                                          //NO_OP
75
               memREAD <= 0;
76
               memWRITE <= 0;
77
               wEN <= 0;
78
               selAR <= 0;
79
               coreINC_AR <= 0;</pre>
```

```
busMUX <= 0;</pre>
81
                  INC \leq 0;
82
                  RST <= 0;
                  compMUX <= 0;
84
                  aluOP <= 0;
85
                  coreS <= 0;
86
                  NEXT_STATE <= 'FETCH_1;</pre>
87
                  iROMREAD <= 1;</pre>
                                                                    //iROM read before FETCH_1
88
             end
89
              'FETCH_1 : begin
                                                                    //FETCH_1
                                                                                    iROM[PC]
90
                  iROMREAD <= 1;</pre>
91
                  memREAD <= 0;
92
                  memWRITE <= 0;
                  wEN <= 0;
                  selAR <= 0;
                  coreINC_AR <= 0;</pre>
96
                  busMUX <= 0;</pre>
97
                  INC <= 0;
98
                  RST \leq 0;
99
                  compMUX <= 0;
100
                  aluOP <= 0;
101
                  coreS <= 0;</pre>
102
                                                                    //Wait unitl instruction is
                  if (imemAV) begin
103
        available to the CU
                       NEXT_STATE <= 'FETCH_2;</pre>
                  else begin
106
                       NEXT_STATE <= 'FETCH_1;</pre>
107
                  end
108
             end
109
             'FETCH_2 : begin
                                                                    //FETCH_2 IR <= iROM[PC
110
        ], PC \leftarrow PC+1
                  iROMREAD <= 0;
111
                  memREAD <= 0;
                  memWRITE <= 0;</pre>
                  wEN <= 15'b000_1000_0000_0000;
                                                                 //IR WRITE
114
                  selAR <= 0;
115
                  coreINC_AR <= 0;</pre>
116
                  busMUX <= 0;</pre>
117
                  INC <= 6'b10_0000;
118
                  RST \leftarrow 0;
119
                  compMUX <= 0;
120
                  aluOP <= 0;
121
                  coreS <= 0;</pre>
122
                  NEXT_STATE <= 'FETCH_3;</pre>
123
124
             end
             'FETCH_3 : begin
                                                                    //FETCH_3 IR HAS
        ALREADY GOT THE INS
                  iROMREAD <= 0;
126
                  memREAD <= 0;
127
                  memWRITE <= 0;
128
                  wEN <= 0;
129
                  busMUX <= 0;</pre>
130
                  INC \leq 0;
131
                  RST \leq 0;
                  compMUX <= 0;</pre>
                  alu0P <= 0;
                  coreS <= 0;</pre>
135
                  case (INS[7:4])
136
                       'JMP : begin
137
                            case (INS[3:0])
138
                                 'JMP_M : NEXT_STATE <= 'JMPM_1;
139
                                  'JMP_K : NEXT_STATE <= 'JMPK_1;
140
```

```
'JMP_N : NEXT_STATE <= 'JMPN_1;
141
                           endcase
142
                      end
                      'COPY : begin
144
                           NEXT_STATE <= 'COPY_1;</pre>
145
                           iROMREAD <= 1;</pre>
146
                      end
147
                      'LOAD : begin
148
                           case (INS[3:0])
149
                              'LOAD_C1 : NEXT_STATE <= 'LOADC1_1;
150
                              'LOAD_C2 : NEXT_STATE <= 'LOADC2_1;
151
152
                      end
                      'STORE : NEXT_STATE <= 'STORE_1;</pre>
                       'ASSIGN : begin
155
                           NEXT_STATE <= 'ASSIGN_1;</pre>
156
                           iROMREAD <= 1;</pre>
                                                                                   //iROM read
157
        before ASSIGN_1
158
                      end
                      'RESET : begin
159
                           case (INS[3:0])
160
                                'RESET_ALL : NEXT_STATE <= 'RESETALL_1;
161
                                'RESET_N2 : NEXT_STATE <= 'RESETN2_1;
162
                                'RESET_K2 : NEXT_STATE <= 'RESETK2_1;
163
                                'RESET_Rt : NEXT_STATE <= 'RESETRt_1;</pre>
164
165
                           endcase
                      end
166
                      'MOVE : begin
167
                           case (INS[3:0])
168
                               'MOVE_RP : NEXT_STATE <= 'MOVEP_1;
169
                                'MOVE_RT : NEXT_STATE <= 'MOVET_1;
170
                                'MOVE_RC1 : NEXT_STATE <= 'MOVEC1_1;
171
                                'MOVE_C3 : NEXT_STATE <= 'MOVEC3_1;
172
                           endcase
                      end
                       'SET : begin
175
                           case (INS[3:0])
176
                               'SETC1 : NEXT_STATE <= 'SETC1_1;</pre>
177
                                'SETDR : NEXT_STATE <= 'SETDR_1;</pre>
178
                               //'SETRK1 : NEXT_STATE <= 'SETRK1_1;</pre>
179
                           endcase
180
                      end
181
                      'MUL : begin
182
183
                           case (INS[3:0])
                           'MUL_RP : NEXT_STATE <= 'MULRP_1;
184
                           //'MUL_CORE : NEXT_STATE <= 'MULCORE_1;</pre>
185
                                                              endcase
187
                      end
                      'ADD : begin
188
                           case (INS[3:0])
189
                                'ADD_RT : NEXT_STATE <= 'ADDRT_1;
190
                               'ADD_RR1 : NEXT_STATE <= 'ADDRR1_1;
191
                                'ADD_RM2 : NEXT_STATE <= 'ADDRM2_1;
192
                                'ADD_MEM : NEXT_STATE <= 'ADDC3_1;
193
                           endcase
                      end
                       'INC : begin
                           case (INS[3:0])
197
                                'INC_C2 : NEXT_STATE <= 'INCC2_1;
198
                                'INC_C3 : NEXT_STATE <= 'INCC3_1;
199
                                'INC_M2 : NEXT_STATE <= 'INCM2_1;
200
                                'INC_K2 : NEXT_STATE <= 'INCK2_1;
201
                                'INC_N2 : NEXT_STATE <= 'INCN2_1;
202
```

```
endcase
203
                        end
204
                         'END : NEXT_STATE <= 'ENDOP_1;
                         'CHK_IDLE : NEXT_STATE <= 'CHKIDLE_1;
                         'GET_C1 : NEXT_STATE <= 'GETC1_1;
208
                   endcase
              end
209
210
              'JMPM_1 : begin
                                                                                 //'JMPM_1
211
                     REG M1 - REG M2
                   iROMREAD <= 0;</pre>
212
                   memREAD <= 0;
213
                   memWRITE <= 0;
                   wEN <= 0;
                   selAR <= 0;
216
                   coreINC_AR <= 0;</pre>
217
                   busMUX <= 0;</pre>
218
                   INC <= 0;
219
                   RST \leq 0;
220
                   compMUX <= 3'b100;</pre>
221
                   aluOP <= 0;
222
                   coreS <= 0;</pre>
223
                   jmpMFlag <= 1;</pre>
                                                                                 //to check end
224
         operation in ZJMP
                   NEXT_STATE <= 'ZJMP_1;</pre>
226
              end
              'JMPK_1 : begin
                                                                                 //JMP_K
227
                  REG K1 - REG K2
                   iROMREAD <= 0;</pre>
228
                   memREAD <= 0;
229
                   memWRITE <= 0;
230
                   wEN <= 0;
231
                   selAR <= 0;
232
                   coreINC_AR <= 0;</pre>
                   busMUX <= 0;</pre>
                   INC <= 0;
                   RST \leq 0;
236
                   compMUX <= 3'b010;</pre>
237
                   aluOP <= 0;
238
                   coreS <= 0;</pre>
239
                   NEXT_STATE <= 'ZJMP_1;</pre>
240
              end
241
              'JMPN_1 : begin
                                                                                 //JMP_N
242
                  REG N1 - REG N2
                   iROMREAD <= 0;</pre>
                   memREAD <= 0;
                   memWRITE <= 0;</pre>
                   wEN <= 0;
246
                   selAR <= 0;
247
                   coreINC_AR <= 0;</pre>
248
                   busMUX <= 0;</pre>
249
                   INC <= 0;
250
                   RST \leq 0;
251
                   compMUX <= 3'b001;</pre>
252
                   aluOP <= 0;
                   coreS <= 0;
                   NEXT_STATE <= 'ZJMP_1;</pre>
255
256
              end
              'ZJMP_1 : begin
                                                                                 //ZERO CHECK (check
257
        loop termination)
                   iROMREAD <= 0;</pre>
258
                   memREAD <= 0;
259
                   memWRITE <= 0;
260
```

```
wEN <= 0;
261
                   selAR <= 0;
262
                   coreINC_AR <= 0;</pre>
                   busMUX <= 0;</pre>
                   INC <= 0;
                   RST <= 0;
266
                   compMUX <= 0;
267
                   aluOP <= 0;
268
                   if (zFlag == 1 && jmpMFlag == 1) begin
                                                                              //end of the program
269
                        NEXT_STATE <= 'ENDOP_1;</pre>
270
                        jmpMFlag <= 0;</pre>
271
                        coreS <= 1;</pre>
272
                   end
                   else if (zFlag == 1 && jmpMFlag == 0) begin
                        NEXT_STATE <= 'NJMP_1;</pre>
275
276
                   else begin
277
                        NEXT_STATE <= 'JMP_2;</pre>
278
                        iROMREAD <= 1;</pre>
                                                                                 // iROM read before
279
         JMP_2
                        jmpMFlag <= 0;</pre>
280
                   end
281
              end
282
             'JMP_2 : begin
                                                                                 //JMP_2
             READ_IROM[PC]
                   iROMREAD <= 0;</pre>
                   memREAD <= 0;
285
                   memWRITE <= 0;
286
                   wEN <= 0;
287
                   selAR <= 0;
288
                   coreINC_AR <= 0;</pre>
289
                   busMUX <= 0;</pre>
290
                   INC \leq 0;
291
                   RST \leq 0;
                   compMUX <= 0;
                   aluOP <= 0;
                   coreS <= 0;</pre>
295
                   NEXT_STATE <= 'JMP_3;</pre>
296
              end
297
             'JMP_3 :begin
                                                                                 //JMP_3
298
               AR <= IROM[PC]
                   iROMREAD <= 0;</pre>
299
                   memREAD <= 0;
300
                   memWRITE <= 0;</pre>
301
                   wEN <= 15, b000_0100_0000_0000;
302
                   selAR <= 1;
303
                   coreINC_AR <= 0;</pre>
                   busMUX <= 0;</pre>
305
                   INC <= 0;
306
                   RST \leq 0;
307
                   compMUX <= 0;
308
                   aluOP <= 0;
309
                   coreS <= 0;
310
                   NEXT_STATE <= 'JMP_4;</pre>
311
              end
             'JMP_4 : begin
                                                                                 //JMP_4
             PC <= AR
                   iROMREAD <= 0;</pre>
314
                   memREAD <= 0;
315
                   memWRITE <= 0;
316
                   wEN <= 15, b001_0000_0000_0000;
317
                   selAR <= 0;
318
                   busMUX <= 14;
319
```

```
INC <= 0;
320
                   RST <= 0;
321
                   compMUX <= 0;
322
                   aluOP <= 0;
                   coreS <= 0;
                   NEXT_STATE <= 'FETCH_1;</pre>
325
              end
326
              'NJMP_1 : begin
                                                                                  //NO'JMP
327
              PC <= PC + 1
                   iROMREAD <= 0;
328
                   memREAD <= 0;
329
                   memWRITE <= 0;</pre>
330
                   wEN <= 0;
                   selAR <= 0;
                   coreINC_AR <= 0;</pre>
                   busMUX <= 0;</pre>
334
                   INC <= 6'b10_0000;
335
                   RST <= 0;
336
                   compMUX <= 0;
337
                   aluOP <= 0;
338
                   coreS <= 0;</pre>
339
                   NEXT_STATE <= 'FETCH_1;</pre>
340
              end
341
              'COPY_1 : begin
                                                                                  // 'COPY_1
               READ_IROM[PC]
                   iROMREAD <= 0;</pre>
                   memREAD <= 0;
344
                   memWRITE <= 0;</pre>
345
                   wEN <= 0;
346
                   selAR <= 0;
347
                   coreINC_AR <= 0;</pre>
348
                   busMUX <= 0;</pre>
349
                   INC \leq 0;
350
                   RST \leq 0;
351
                   compMUX <= 0;
                   aluOP <= 0;
353
                   coreS <= 0;</pre>
354
                   NEXT_STATE <= 'COPY_2;</pre>
355
              end
356
              'COPY_2 : begin
                                                                                  // 'COPY_2
357
               AR \leftarrow IROM[PC], PC \leftarrow PC + 1
                   iROMREAD <= 0;</pre>
358
                   memREAD <= 0;
359
                   memWRITE <= 0;</pre>
360
                   wEN <= 15, b000_0100_0000_0000;
361
                   selAR <= 1;
                   coreINC_AR <= 0;</pre>
                   busMUX <= 0;</pre>
364
                   INC <= 6'b10_0000;
365
                   RST <= 0;
366
                   compMUX <= 0;
367
                   aluOP <= 0;
368
                   coreS <= 0;</pre>
369
                   if (INS[3:0] == 'COPY_M || INS[3:0] == 'COPY_T) begin
370
                         NEXT_STATE <= 'COPYM_3A;</pre>
                   end
373
                   else begin
                         NEXT_STATE <= 'COPY_3;</pre>
374
                   end
375
              end
376
              'COPYM_3A : begin
                                                                                  //COPYM3_A
377
                 AR <= AR + Core_ID
                   iROMREAD <= 0;</pre>
378
```

```
memREAD <= 0;
379
                  memWRITE <= 0;
380
                  wEN <= 0;
381
                  selAR <= 0;
                  coreINC_AR <= 1;</pre>
383
                  busMUX <= 0;</pre>
384
                  INC <= 0;
385
                  RST \leq 0;
386
                  compMUX <= 0;
387
                  aluOP <= 0;
388
                  coreS <= 0;
389
                  NEXT_STATE <= 'COPY_3;</pre>
390
             end
                                                                              // 'COPY_3
             'COPY_3 : begin
           MEM_READ[AR] ... GIVING MEMORY ADDRESS
                  iROMREAD <= 0;</pre>
393
                  memREAD <= 1;</pre>
394
                  memWRITE <= 0;
395
                  wEN <= 0;
396
                  selAR <= 0;
397
                  coreINC_AR <= 0;</pre>
398
                  busMUX <= 4'b1111;
399
                  INC \leq 0;
400
                  RST <= 0;
401
                  compMUX <= 0;
402
                  aluOP <= 0;
403
                  coreS <= 0;</pre>
404
                  if (memAVREG) begin
405
                       NEXT_STATE <= 'COPY_4;</pre>
406
407
                  else begin
408
                       NEXT_STATE <= 'HOLD_1;</pre>
409
                  end
410
             end
             'COPY_4 : begin
                                                                              // 'COPY_4
         DR <= MEM_READ[AR] ... ALREADY RECEIVED DATA
                  iROMREAD <= 0;</pre>
413
                  memREAD <= 0;
414
                  memWRITE <= 0;
415
                  wEN <= 15'b000_0010_0000_0000;
416
                  selAR <= 0;
417
                  coreINC_AR <= 0;</pre>
418
                  busMUX <= 4'b1111;
419
420
                  INC \leq 0;
                  RST <= 0;
421
                  compMUX <= 0;
422
423
                  aluOP <= 0;
                  coreS <= 0;
424
                  if (INS[3:0] == 'COPY_M) begin
                                                                        // RM1
425
                       NEXT_STATE <= 'COPYM_5;</pre>
426
427
                  else if (INS[3:0] == 'COPY_K) begin
                                                                         // RK1
428
                       NEXT_STATE <= 'COPYK_5;</pre>
429
430
                   else if (INS[3:0] == 'COPY_N) begin
                                                                         // RN1
                       NEXT_STATE <= 'COPYN_5;</pre>
                  else if (INS[3:0] == 'COPY_R) begin
                                                                        // Rr
434
                       NEXT_STATE <= 'COPYR_5;</pre>
435
                  end
436
                  else if (INS[3:0] == 'COPY_T) begin
                                                                        // RT4
437
                       NEXT_STATE <= 'COPYRT4_5;</pre>
438
439
```

```
end
440
              'COPYM_5 : begin
                                                                          // 'COPY M1
441
         REG M1 <= DR
                  memREAD <= 0;
                  memWRITE <= 0;</pre>
                  wEN <= 15, b000_0000_0100_0000;
444
                  selAR <= 0;
445
                  coreINC_AR <= 0;</pre>
446
                  busMUX <= 4'b1101;
447
                  INC \leq 0;
448
                  RST \leftarrow 0;
449
                  compMUX <= 0;
450
                  aluOP <= 0;
                  coreS <= 0;
                  NEXT_STATE <= 'FETCH_1;</pre>
453
                                                                          // iROM read before
                  iROMREAD <= 1;</pre>
454
        FETCH_1
             end
455
              'COPYK_5 : begin
                                                                          // 'COPY K1
456
         REG K1 <= DR
                  memREAD <= 0;
457
                  memWRITE <= 0;
458
                  wEN <= 15, b000_0000_0010_0000;
459
                  selAR <= 0;
460
                  coreINC_AR <= 0;</pre>
461
                  busMUX <= 4'b1101;
                  INC \leq 0;
463
                  RST <= 0;
464
                  compMUX <= 0;
465
                  aluOP <= 0;
466
                  coreS <= 0;
467
                  NEXT_STATE <= 'FETCH_1;</pre>
468
                  iROMREAD <= 1;</pre>
                                                                          // iROM read before
469
        FETCH_1
             end
              'COPYN_5 : begin
                                                                          // 'COPY N1
471
         REG N1 <= DR
                  memREAD <= 1;
472
                  memWRITE <= 0;
473
                  wEN <= 15, b000_0000_0001_0000;
474
                  selAR <= 0;
475
                  coreINC_AR <= 0;</pre>
476
                  busMUX <= 13;</pre>
477
478
                  INC \leq 0;
                  RST <= 0;
479
                  compMUX <= 0;
480
                  aluOP <= 0;
481
                  coreS <= 0;</pre>
482
                  NEXT_STATE <= 'FETCH_1;</pre>
483
                                                                          // iROM read before
                  iROMREAD <= 1;</pre>
484
        FETCH_1
             end
485
             'COPYR_5 : begin
                                                                          // 'COPY Rr
486
         Rr <= DR
                  memREAD <= 1;
                  memWRITE <= 0;
                  wEN <= 15, b010_0000_0000_0000;
                  selAR <= 0;
490
                  coreINC_AR <= 0;</pre>
491
                  busMUX <= 13;</pre>
492
                  INC <= 0;
493
                  RST <= 0;
494
                  compMUX <= 0;
495
```

```
aluOP <= 0;
496
                   coreS <= 0;
497
                   NEXT_STATE <= 'FETCH_1;</pre>
                                                                           // iROM read before
                   iROMREAD <= 1;</pre>
499
        FETCH_1
500
              end
              'COPYRT4_5 : begin
                                                                           // 'COPY RT4
501
           RT4 <= DR
                  memREAD <= 1;
502
                   memWRITE <= 0;</pre>
503
                   wEN <= 15'b100_0000_0000_0000;
504
                   selAR <= 0;
505
                   coreINC_AR <= 0;</pre>
                   busMUX <= 13;</pre>
                   INC <= 0;
508
                   RST <= 0;
509
                   compMUX <= 0;
510
                   aluOP <= 0;
511
                   coreS <= 0;
512
                   NEXT_STATE <= 'FETCH_1;</pre>
513
                   iROMREAD <= 1;</pre>
                                                                           // iROM read before
514
        FETCH_1
              end
515
              'LOAD_2 : begin
                                                                           // 'LOAD_2
516
               MEM_READ[AR]
                   iROMREAD <= 0;</pre>
                   memREAD <= 1;</pre>
518
                   memWRITE <= 0;
519
                   wEN <= 0;
520
                   selAR <= 0;
521
                   coreINC_AR <= 0;</pre>
522
                   busMUX <= 15;</pre>
523
                   INC <= 0;
524
                   RST <= 0;
                   compMUX <= 0;
                   aluOP <= 0;
527
                   coreS <= 0;</pre>
528
                   if (memAVREG) begin
529
                        NEXT_STATE <= 'LOAD_3;</pre>
530
                   end
531
                   else begin
532
                       NEXT_STATE <= 'HOLD_1;</pre>
533
                   end
534
535
              end
              'LOAD_3 : begin
                                                                           // 'LOAD_3
              DR <= MEM_READ[AR]
                   memREAD <= 0;
                   memWRITE <= 0;
538
                   wEN <= 15'b000_0010_0000_0000;
539
                   selAR <= 0;
540
                   coreINC_AR <= 0;</pre>
541
                   busMUX <= 15;</pre>
542
                   INC \leq 0;
543
                   RST \leq 0;
544
                   compMUX <= 0;
                   aluOP <= 0;
547
                   coreS <= 0;
                   NEXT_STATE <= 'FETCH_1;</pre>
548
                   iROMREAD <= 1;</pre>
                                                                           // iROM read before
549
        FETCH_1
              end
550
              'LOADC1_1 : begin
                                                                           // 'LOAD_C1
551
              AR <= C1
```

```
iROMREAD <= 0;</pre>
552
                   memREAD <= 0;
553
                  memWRITE <= 0;
                  wEN <= 15'b000_0100_0000_0000;
555
                   selAR <= 0;
556
                   coreINC_AR <= 0;</pre>
557
                  busMUX <= 4;
558
                  INC \leq 0;
559
                  RST <= 0;
560
                   compMUX <= 0;
561
                   aluOP <= 0;
562
                   coreS <= 0;
563
                   NEXT_STATE <= 'LOAD_2;</pre>
             end
              'LOADC2_1 : begin
                                                                          // 'LOAD_C2
               AR <= C2
                  iROMREAD <= 0;
567
                  memREAD <= 0;
568
                  memWRITE <= 0;
569
                   wEN <= 15, b000_0100_0000_0000;
570
                   selAR <= 0;
571
                   coreINC_AR <= 0;</pre>
572
                   busMUX <= 3;</pre>
573
                  INC <= 0;
574
                  RST <= 0;
575
                   compMUX <= 0;
576
                   aluOP <= 0;
577
                   coreS <= 0;
578
                   NEXT_STATE <= 'LOAD_2;</pre>
579
580
              'STORE_1 : begin
                                                                          // 'STORE_1
581
               DR <= RT
                  iROMREAD <= 0;
582
                  memREAD <= 0;
                  memWRITE <= 0;
                  wEN <= 15, b000_0010_0000_0000;
                  selAR <= 0;
586
                   coreINC_AR <= 0;</pre>
587
                  busMUX <= 11;</pre>
588
                   INC <= 0;
589
                   RST <= 0;
590
                   compMUX <= 0;
591
                   aluOP <= 0;
592
                   coreS <= 0;</pre>
593
                   NEXT_STATE <= 'STORE_2;</pre>
595
             end
              'STORE_2 : begin
                                                                          // STORE_2
                 AR <= C3
                  iROMREAD <= 0;
597
                  memREAD <= 0;
598
                  memWRITE <= 0;</pre>
599
                  wEN <= 15, b000_0100_0000_0000;
600
                  selAR <= 0;
601
                   coreINC_AR <= 0;</pre>
602
                  busMUX <= 2;</pre>
                  INC \leq 0;
                  RST \leq 0;
                   compMUX <= 0;
606
                   aluOP <= 0;
607
                   coreS <= 0;
608
                   NEXT_STATE <= 'STORE_3;</pre>
609
610
              'STORE_3 : begin
                                                                          // 'STORE_3
611
```

```
MEM_WRITE[AR] <= DR</pre>
                   iROMREAD <= 0;</pre>
612
                   memREAD <= 0;
                   memWRITE <= 1;</pre>
614
                   wEN <= 0;
615
                   selAR <= 0;
616
                   coreINC_AR <= 0;</pre>
617
                   busMUX <= 13;</pre>
618
                   INC \leq 0;
619
                   RST \leftarrow 0;
620
                   compMUX <= 0;
621
                   aluOP <= 0;
622
                   coreS <= 0;
                   if (memAVREG) begin
                        NEXT_STATE <= 'FETCH_1;</pre>
625
                                                                            // iROM read before
                        iROMREAD <= 1;</pre>
626
        FETCH_1
                   end
627
                   else begin
628
                        NEXT_STATE <= 'HOLD_1;</pre>
                                                                            // Hold the processor
629
        till the DRAM gives data
                   end
630
              end
631
              'ASSIGN_1 : begin
                                                                            //ASSIGN_1
               READ_IROM[PC]
                   iROMREAD <= 0;</pre>
                   memREAD <= 0;</pre>
634
                   memWRITE <= 0;</pre>
635
                   wEN <= 0;
636
                   selAR <= 0;
637
                   coreINC_AR <= 0;</pre>
638
                   busMUX <= 0;</pre>
639
                   INC \leq 0;
640
                   RST \leq 0;
                   compMUX <= 0;
                   aluOP <= 0;
643
                   coreS <= 0;</pre>
644
                   NEXT_STATE <= 'ASSIGN_2;</pre>
645
              end
646
              'ASSIGN_2 : begin
                                                                            //ASSIGN_3
647
           AR \leftarrow IROM[PC], PC \leftarrow PC+1
                   iROMREAD <= 0;</pre>
648
                   memREAD <= 0;
649
                   memWRITE <= 0;
650
                   wEN <= 15'b000_0100_0000_0000;
651
                   selAR <= 1;
652
                   coreINC_AR <= 0;</pre>
653
                   busMUX <= 0;</pre>
654
                   INC <= 6'b10_0000;
655
                   RST <= 0;
656
                   compMUX <= 0;
657
                   aluOP <= 0;
658
                   coreS <= 0;</pre>
659
                   if (INS[3:0] == 'ASSIGN_C1) begin
660
                        NEXT_STATE <= 'ASSIGNC1_3A;</pre>
                   end
                   else if (INS[3:0] == 'ASSIGN_C2) begin
663
                        NEXT_STATE <= 'ASSIGNC2_3;</pre>
664
665
                   // else if (INS[3:0] == 'ASSIGN_C3) begin
                                                                                       //not needed in
666
         new algo
                            NEXT_STATE <= 'ASSIGNC3_3;</pre>
667
                                  // end
668
```

```
end
669
             'ASSIGNC1_3A : begin
                                                                         //ASSIGN_C1A
670
               AR <= AR + Core_ID
                 iROMREAD <= 0;</pre>
                  memREAD <= 0;
                  memWRITE <= 0;
673
                  wEN <= 15'b000_0000_0000_1000;
674
                  selAR <= 0;
675
                  coreINC_AR <= 1;</pre>
676
                  busMUX <= 14;</pre>
677
                  INC <= 0;
678
                  RST \leq 0;
679
                  compMUX <= 0;
                  aluOP <= 0;
                  coreS <= 0;
682
                  NEXT_STATE <= 'ASSIGNC1_3;</pre>
683
                       end
684
                  'ASSIGNC1_3 : begin
                                                                              //ASSIGN_C1
685
                   C1 <= AR
                  memREAD <= 0;
686
                  memWRITE <= 0;
687
                  wEN <= 15'b000_0000_0000_1000;
688
                  selAR <= 0;
689
                  coreINC_AR <= 0;</pre>
690
                  busMUX <= 14;
691
                  INC <= 0;
                  RST <= 0;
693
                  compMUX <= 0;
694
                  aluOP <= 0;
695
                  coreS <= 0;</pre>
696
                  NEXT_STATE <= 'FETCH_1;</pre>
697
                  iROMREAD <= 1;</pre>
                                                                        // iROM read before
698
        FETCH_1
                       end
                       'ASSIGNC2_3 : begin
                                                                                   //ASSIGN_C2
700
                        C2 <= AR
                  memREAD <= 0;
701
                  memWRITE <= 0;
702
                  wEN <= 15, b000_0000_0000_0100;
703
                  selAR <= 0;
704
                  coreINC_AR <= 0;</pre>
705
                  busMUX <= 14;</pre>
706
                  INC <= 0;
707
                  RST <= 0;
708
                  compMUX <= 0;
709
                  aluOP <= 0;
710
                  coreS <= 0;
711
                  NEXT_STATE <= 'FETCH_1;</pre>
712
                  iROMREAD <= 1;</pre>
                                                                         // iROM read before
713
        FETCH_1
714
             // 'ASSIGNC3_3 : begin
                                                        //ASSIGN_C3
                                                                                              C3 <=
715
              //not needed in new algo
             //
                    iROMREAD <= 0;</pre>
716
             //
                     memREAD <= 0;
             //
                    memWRITE <= 0;
             //
                     wEN <= 15'b000_0000_0000_0010;
             //
                      selAR <= 0;
720
             //
                      coreINC_AR <= 0;</pre>
721
             //
                      busMUX <= 14;</pre>
722
             //
                      INC \leq 0;
723
                      RST \leq 0;
724
             //
                      compMUX <= 0;</pre>
725
```

```
aluOP <= 0;
726
              //
                      coreS <= 0;
727
              //
                      NEXT_STATE <= 'FETCH_1;</pre>
             //
                      iROMREAD <= 1;</pre>
                                                      // iROM read before FETCH_1
729
             // end
730
              'RESETALL_1 : begin
                                                                          //RESET_ALL
731
                  memREAD <= 0;
732
                  memWRITE <= 0;
733
                  wEN <= 0;
734
                   selAR <= 0;
735
                   coreINC_AR <= 0;</pre>
736
                   busMUX <= 0;</pre>
737
                   INC <= 0;
                  RST <= 5'b11111;
                   compMUX <= 0;
740
                   aluOP <= 0;
741
                   coreS <= 0;</pre>
742
                   NEXT_STATE <= 'FETCH_1;</pre>
743
                   iROMREAD <= 1;</pre>
                                                                          // iROM read before
744
        FETCH_1
              end
745
              'RESETN2_1 : begin
                                                                          //RESET REG N2
746
                   memREAD <= 0;
747
                   memWRITE <= 0;
748
                  wEN <= 0;
749
                   selAR <= 0;
750
                   coreINC_AR <= 0;</pre>
751
                   busMUX <= 0;</pre>
752
                   INC \leq 0;
753
                   RST <= 5'b00010;
754
                   compMUX <= 0;
755
                   aluOP <= 0;
756
                   coreS <= 0;
757
                   NEXT_STATE <= 'FETCH_1;</pre>
                   iROMREAD <= 1;</pre>
                                                                          // iROM read before
        FETCH_1
             end
760
              'RESETK2_1 : begin
                                                                          //RESET REG K2
761
                  memREAD <= 0;
762
                   memWRITE <= 0;
763
                   wEN <= 0;
764
                   selAR <= 0;
765
                   coreINC_AR <= 0;</pre>
766
                   busMUX <= 0;</pre>
767
                   INC <= 0;
768
                   RST <= 5, b00100;
769
                   compMUX <= 0;
770
                   aluOP <= 0;
771
                   coreS <= 0;
772
                   NEXT_STATE <= 'FETCH_1;</pre>
773
                   iROMREAD <= 1;</pre>
                                                                          // iROM read before
774
        FETCH_1
775
              'RESETRt_1 : begin
                                                                          //RESET REG RT
776
                  memREAD <= 0;
                   memWRITE <= 0;
                   wEN <= 0;
779
                   selAR <= 0;
780
                   coreINC_AR <= 0;</pre>
781
                   busMUX <= 0;</pre>
782
                   INC <= 0;
783
                   RST <= 5'b10000;
784
                   compMUX <= 0;
785
```

```
aluOP <= 0;
786
                  coreS <= 0;
787
                  NEXT_STATE <= 'FETCH_1;</pre>
                  iROMREAD <= 1;</pre>
                                                                         // iROM read before
        FETCH_1
790
             end
                                                                         //MOVE TO REG P
             'MOVEP_1 : begin
791
               REG P <= AC
                  memREAD <= 0;
792
                  memWRITE <= 0;
793
                  wEN <= 15'b000_0001_0000_0000;
794
                  selAR <= 0;
795
                  coreINC_AR <= 0;</pre>
                  busMUX <= 1;</pre>
                  INC <= 0;
                  RST <= 0;
799
                  compMUX <= 0;
800
                  aluOP <= 0;
801
                  coreS <= 0;
802
                  NEXT_STATE <= 'FETCH_1;</pre>
803
                  iROMREAD <= 1;</pre>
                                                                         // iROM read before
804
        FETCH_1
             end
805
                                                                         //MOVE TO REG T
             'MOVET_1 : begin
806
             REG T <= AC
                  memREAD <= 0;
                  memWRITE <= 0;</pre>
808
                  wEN <= 15'b000_0000_1000_0000;
809
                  selAR <= 0;
810
                  coreINC_AR <= 0;</pre>
811
                  busMUX <= 1;</pre>
812
                  INC \leq 0;
813
                  RST \leq 0;
814
                  compMUX <= 0;
                  aluOP <= 0;
                  coreS <= 0;
817
                  NEXT_STATE <= 'FETCH_1;</pre>
818
                  iROMREAD <= 1;</pre>
                                                                         // iROM read before
819
        FETCH_1
             end
820
             'MOVEC1_1 : begin
                                                                         //MOVE TO REG C1
821
                 C1 <= AC
                  memREAD <= 0;
822
823
                  memWRITE <= 0;
                  wEN <= 15'b000_0000_0000_1000;
824
                  selAR <= 0;
                  coreINC_AR <= 0;</pre>
                  busMUX <= 1;</pre>
827
                  INC <= 0;
828
                  RST \leq 0;
829
                  compMUX <= 0;
830
                  aluOP <= 0;
831
                  coreS <= 0;
832
                  NEXT_STATE <= 'FETCH_1;</pre>
833
                  iROMREAD <= 1;</pre>
                                                                         // iROM read before
        FETCH_1
835
             end
              'MOVEC3_1 : begin
                                                                         //MOVE TO REG C3
836
                 C3 <= AC
                  memREAD <= 0;
837
                  memWRITE <= 0;
838
                  wEN <= 15'b000_0000_0000_0010;
839
                  selAR <= 0;
840
```

```
coreINC_AR <= 0;</pre>
841
                   busMUX <= 1;</pre>
842
                   INC <= 0;
                  RST <= 0;
844
                   compMUX <= 0;
845
                   aluOP <= 0;
846
                   coreS <= 0;
847
                   NEXT_STATE <= 'FETCH_1;</pre>
848
                   iROMREAD <= 1;</pre>
                                                                          // iROM read before
849
        FETCH_1
             end
850
              'SETC1_1 : begin
                                                                          //SET AC AS C1
851
              SET, AC <= C1
                  memREAD <= 0;
                  memWRITE <= 0;</pre>
853
                  wEN <= 15'b000_0000_0000_0001;
854
                  selAR <= 0;
855
                   coreINC_AR <= 0;</pre>
856
                   busMUX <= 4;</pre>
857
                   INC <= 0;
858
                   RST \leq 0;
859
                   compMUX <= 0;
860
                   aluOP <= 4'b0001;
861
                   coreS <= 0;
                   NEXT_STATE <= 'FETCH_1;</pre>
863
                                                                          // iROM read before
                   iROMREAD <= 1;</pre>
        FETCH_1
             end
865
              'SETDR_1 : begin
                                                                          //SET AC AS DR
866
               SET, AC <= DR
                  memREAD <= 0;
867
                  memWRITE <= 0;</pre>
868
                  wEN <= 15, b000_0000_0000_0001;
869
                  selAR <= 0;
                   coreINC_AR <= 0;</pre>
                  busMUX <= 13;</pre>
872
                  INC <= 0;
873
                  RST \leq 0;
874
                   compMUX <= 0;</pre>
875
                   aluOP <= 4'b0001;
876
                   coreS <= 0;</pre>
877
                   NEXT_STATE <= 'FETCH_1;</pre>
878
                                                                          // iROM read before
                   iROMREAD <= 1;</pre>
879
        FETCH_1
880
             end
             // 'SETRK1_1 : begin
                                             //SET AC AS DR
                                                                                     SET, AC <= DR
881
                   iROMREAD <= 0;</pre>
             //
                      memREAD <= 0;</pre>
             //
883
                      memWRITE <= 0;</pre>
             //
884
             //
                      wEN <= 15'b000_0000_0000_0001;
885
             //
                      selAR <= 0;
886
              //
                      coreINC_AR <= 0;</pre>
887
              //
                      busMUX <= 9;</pre>
888
              //
                      INC <= 0;
889
             //
                      RST <= 0;
             //
                      compMUX <= 0;</pre>
             //
                      aluOP <= 4'b0001;
             //
                      coreS <= 0;
893
             //
                      NEXT_STATE <= 'FETCH_1;</pre>
894
             // end
895
             'MULRP_1 : begin
                                                                          //MUL REG P
896
             AC <= REG_P * AC
                   memREAD <= 0;
```

```
memWRITE <= 0;
898
                  wEN <= 15, b000_0000_0000_0001;
899
                  selAR <= 0;
900
                  coreINC_AR <= 0;</pre>
901
                  busMUX <= 12;</pre>
                  INC \leq 0;
903
                 RST <= 0;
904
                  compMUX <= 0;</pre>
905
                  aluOP <= 4'b0010;
906
                  coreS <= 0;
907
                  NEXT_STATE <= 'FETCH_1;</pre>
908
                                                                      // iROM read before
                  iROMREAD <= 1;</pre>
909
       FETCH_1
             AC <=
        CORE ID * AC
           //
                   iROMREAD <= 0;</pre>
912
             //
                     memREAD <= 0;
913
                     memWRITE <= 0;
             //
914
             //
                     wEN <= 15, b000_0000_0000_0001;
915
             //
                     selAR <= 0;
916
             //
                     coreINC_AR <= 0;</pre>
917
                     busMUX <= 0;</pre>
             //
918
             //
                     INC <= 0;
919
             //
                    RST <= 0;
920
             //
                     compMUX <= 0;</pre>
921
             //
                     aluOP <= 4'b1000;
922
                     coreS <= 0;
            //
923
            //
                     NEXT_STATE <= 'FETCH_1;</pre>
924
            // end
925
926
             'ADDRT_1 : begin
                                                                      //ADD REG_T
927
           AC \le REG_1 + AC
                 memREAD <= 0;
                 memWRITE <= 0;
                  wEN <= 15, b000_0000_0000_0001;
930
                  selAR <= 0;
931
                  coreINC_AR <= 0;</pre>
932
                 busMUX <= 11;</pre>
933
                  INC <= 0;
934
                  RST <= 0;
935
                  compMUX <= 0;
936
                  aluOP <= 4'b0100;
937
938
                  coreS <= 0;
                  NEXT_STATE <= 'FETCH_1;</pre>
                                                                      // iROM read before
                  iROMREAD <= 1;</pre>
940
        FETCH_1
             end
941
             'ADDRR1_1 : begin
                                                                      //ADD REG_Rr
942
            AC \le Rr + AC
                 memREAD <= 0;
943
                 memWRITE <= 0;</pre>
944
                  wEN <= 15'b000_0000_0000_0001;
945
                  selAR <= 0;
946
                  coreINC_AR <= 0;</pre>
                 busMUX <= 16;
                 INC \leq 0;
                 RST \leq 0;
950
                  compMUX <= 0;</pre>
951
                 aluOP <= 4'b0100;
952
                  coreS <= 0;
953
                  NEXT_STATE <= 'FETCH_1;</pre>
954
                  iROMREAD <= 1;</pre>
                                                                      // iROM read before
955
```

```
FETCH_1
956
              'ADDRM2_1 : begin
                                                                          //ADD REG_M2
             AC \le REG_M2 + AC
                  memREAD <= 0;
                   memWRITE <= 0;
959
                   wEN <= 15'b000_0000_0000_0001;
960
                   selAR <= 0;
961
                   coreINC_AR <= 0;</pre>
962
                   busMUX <= 7;</pre>
963
                   INC \leq 0;
964
                   RST <= 0;
965
                   compMUX <= 0;
                   aluOP <= 4'b0100;
                   coreS <= 0;
968
                   NEXT_STATE <= 'FETCH_1;</pre>
969
                   iROMREAD <= 1;</pre>
                                                                          // iROM read before
970
        FETCH_1
              end
971
              'ADDC3_1 : begin
                                                                          //ADD RK1*CORE_ID TO C3
972
                           AC <= C3 + AC
                   memREAD <= 0;
973
                   memWRITE <= 0;</pre>
974
                   wEN <= 15'b000_0000_0000_0001;
                   selAR <= 0;
976
                   coreINC_AR <= 0;</pre>
977
                   busMUX <= 2;</pre>
978
                   INC <= 0;
979
                   RST <= 0;
980
                   compMUX <= 0;</pre>
981
                   aluOP <= 4'b1000;
982
                   coreS <= 0;
983
                   NEXT_STATE <= 'FETCH_1;</pre>
984
                   iROMREAD <= 1;</pre>
                                                                          // iROM read before
        FETCH_1
             end
              'INCC2_1 : begin
                                                                          //INC REG C2
987
            REG C2 <= C2+1
                   memREAD <= 0;
988
                   memWRITE <= 0;</pre>
989
                   wEN <= 0;
990
                   busMUX <= 0;</pre>
991
                   INC <= 6'b00_0010;
992
                   RST <= 0;
993
                   compMUX <= 0;
                   aluOP <= 0;
995
                   coreS <= 0;
996
                   NEXT_STATE <= 'FETCH_1;</pre>
997
                   iROMREAD <= 1;</pre>
                                                                          // iROM read before
998
        FETCH_1
              end
999
              'INCC3_1 : begin
                                                                          //INC REG C3
1000
             REG C3 <= C3+1
                   memREAD <= 0;
1001
                   memWRITE <= 0;
                   wEN <= 0;
                   selAR <= 0;
                   coreINC_AR <= 0;</pre>
1005
                   busMUX <= 0;</pre>
1006
                   INC <= 6'b00_0001;
1007
                   RST <= 0;
1008
                   compMUX <= 0;
1009
                   aluOP <= 0;
1010
```

```
coreS <= 0;
1011
                    NEXT_STATE <= 'FETCH_1;</pre>
1012
                    iROMREAD <= 1;</pre>
                                                                            // iROM read before
         FETCH_1
1014
              end
              'INCM2_1 : begin
                                                                            //INC reg m2
1015
              REG M2 <= M2+1
                   memREAD <= 0;
1016
                   memWRITE <= 0;
1017
                    wEN <= 0;
1018
                    selAR <= 0;
1019
                    coreINC_AR <= 0;</pre>
1020
                    busMUX <= 0;</pre>
                    INC <= 6', b01_0000;
                   RST \leq 0;
1023
                    compMUX <= 0;</pre>
1024
                   aluOP <= 0;
1025
                    coreS <= 0;
1026
                    NEXT_STATE <= 'FETCH_1;</pre>
1027
                    iROMREAD <= 1;</pre>
                                                                            // iROM read before
1028
         FETCH_1
1029
               'INCK2_1 : begin
                                                                            //INC REG K2
1030
             REG K2 <= K2+1
                    memREAD <= 0;
                    memWRITE <= 0;</pre>
                   wEN <= 0;
1033
                    selAR <= 0;
1034
                    coreINC_AR <= 0;</pre>
1035
                    busMUX <= 0;</pre>
1036
                    INC <= 6'b00_1000;
1037
                    RST \leq 0;
1038
                    compMUX <= 0;
1039
                    aluOP <= 0;
                    coreS <= 0;
                    NEXT_STATE <= 'FETCH_1;</pre>
1042
                    iROMREAD <= 1;</pre>
                                                                            // iROM read before
1043
         FETCH_1
              end
1044
              'INCN2_1 : begin
                                                                            //INC REG N2
1045
             REG N2 \leq N2+1
                    memREAD <= 0;
1046
                    memWRITE <= 0;
1047
1048
                    wEN <= 0;
                    selAR <= 0;
                    coreINC_AR <= 0;</pre>
1050
                    busMUX <= 0;</pre>
1051
                    INC <= 6'b00_0100;
1052
                    RST <= 0;
1053
                    compMUX <= 0;
1054
                    aluOP <= 0;
1055
                    coreS <= 0;
1056
                    NEXT_STATE <= 'FETCH_1;</pre>
1057
                    iROMREAD <= 1;</pre>
                                                                            // iROM read before
1058
         FETCH_1
              end
                                                                            //INC REG N2
               'ENDOP_1 : begin
             REG N2 <= N2+1
                    memREAD <= 0;
1061
                    memWRITE <= 0;
1062
                    wEN <= 0;
1063
                    selAR <= 0;
1064
                    coreINC_AR <= 0;</pre>
1065
```

```
busMUX <= 0;</pre>
1066
                    INC <= 0;
                    RST <= 0;
                    compMUX <= 0;
1069
                    aluOP <= 0;
1070
                    coreS <= 1;
1071
                    NEXT_STATE <= 'ENDOP_1;</pre>
1072
               end
1073
               'HOLD_1 : begin
1074
                    iROMREAD <= 0;</pre>
1075
                    memREAD <= 0;
1076
                    memWRITE <= 0;</pre>
1077
                    wEN <= 0;
                    selAR <= 0;
                    coreINC_AR <= 0;</pre>
                    busMUX <= 0;</pre>
1081
                    INC <= 0;
1082
                    RST <= 0;
1083
                    compMUX <= 0;</pre>
1084
                    aluOP <= 0;
1085
                    coreS <= 0;
1086
                    if (memAVREG) begin
1087
                         case (INS[7:4])
1088
                               'COPY : NEXT_STATE <= 'COPY_4;
                               'LOAD : NEXT_STATE <= 'LOAD_3;
1090
                               'STORE : begin
1091
                                   NEXT_STATE <= 'FETCH_1;</pre>
1092
                                                                                   // iROM read before
                                   iROMREAD <= 1;</pre>
1093
         FETCH_1
1094
                         endcase
1095
                    end
1096
                    else begin
1097
                         NEXT_STATE <= 'HOLD_1;</pre>
                                                                                  // Hold till data is
          available frome DRAM
1099
                  end
               end
1100
               'CHKIDLE_1 : begin
                                                                                   //CHECK RM1 - RM2
1101
                              REG M1 - REG M2
                    iROMREAD <= 0;</pre>
1102
                    memREAD <= 0;
1103
                    memWRITE <= 0;
1104
                    wEN <= 0;
1105
                    selAR <= 0;
1106
                    coreINC_AR <= 0;</pre>
                    busMUX <= 0;</pre>
1108
                    INC <= 0;
                    RST <= 0;
1110
                    compMUX <= 3'b100;</pre>
1111
                    aluOP <= 0;
1112
                    coreS <= 0;
1113
                    NEXT_STATE <= 'CHKIDLE_2;</pre>
1114
1115
               'CHKIDLE_2 : begin
                                              //ZERO CHECK
1116
                    iROMREAD <= 0;</pre>
                    memREAD <= 0;
1119
                    memWRITE <= 0;</pre>
                    wEN <= 0;
1120
                    selAR <= 0;
1121
                    coreINC_AR <= 0;</pre>
1122
                    busMUX <= 0;</pre>
1123
                    INC <= 0;
1124
                    RST \leq 0;
1125
```

```
compMUX <= 0;
1126
                   aluOP <= 0;
1127
                   if (zFlag) begin
                        NEXT_STATE <= 'ENDOP_1;</pre>
1129
1130
                   end
                   else begin
1131
                         NEXT_STATE <= 'FETCH_1;</pre>
1132
                         iROMREAD <= 1;</pre>
                                                                                 // iROM read before
1133
         FETCH_1
                   end
1134
              end
1135
              'GETC1_1 : begin
                                                                                 //MOVE RT4 VAL TO
1136
         REG C1
                                     C1 <= RT4
                   memREAD <= 0;
                   memWRITE <= 0;</pre>
1138
                   wEN <= 15, b000_0000_0000_1000;
1139
                   selAR <= 0;
1140
                   coreINC_AR <= 0;</pre>
1141
                   busMUX <= 17; //RT4
1142
                   INC <= 0;
1143
                   RST \leq 0;
1144
                   compMUX <= 0;
1145
                   aluOP <= 0;
1146
                   coreS <= 0;
1147
                   NEXT_STATE <= 'FETCH_1;</pre>
1148
                                                                                 // iROM read before
                   iROMREAD <= 1;</pre>
         FETCH_1
              end
1150
         endcase
1151
1152
    endmodule
1153
```

# 10.8 Arithmetic and Logic Unit

```
module Alu #(
       parameter WIDTH = 8
2
  ) (
       input [WIDTH-1:0] AC, BusOut,
       input [3:0] ALU_OP,
       input [WIDTH-1:0] MEM_ID,
6
       output [WIDTH-1:0] result_ac
  );
            localparam SET = 4'b0001;
10
            localparam MUL = 4'b0010;
11
            localparam ADD = 4'b0100;
12
       localparam ADDMEM = 4'b1000;
13
14
15
       reg [WIDTH-1:0] result;
16
17
       always @(*) begin
18
            case (ALU_OP)
                SET:
21
                     result <= BusOut;
                MUL:
22
23
                     result <= AC*BusOut;
                ADD:
24
                     result <= AC+BusOut;
25
                ADDMEM:
26
                    result <= AC+MEM_ID;
27
                default:
28
                    result <= AC;
29
            endcase
```

```
end
31
       assign result_ac = result;
34 endmodule
```

### 10.9 Bus Mux

54

```
// 'include "proc_pram.v"
  // MEM AR DR RP RT RM1 RK1 RN1 RM2 RK2 RN2 C1 C2 C3 AC
_{3} // 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
5 module Bus_mux
6 #(parameter WIDTH = 8)
  (MEM, AR, DR, RP, RT, RM1, RK1, RN1, RM2, RK2, RN2, C1, C2, C3, AC, RR, RT4,
      mux_sel, Bus_select);
8
  input [4:0] mux_sel;
9
  input [WIDTH-1:0] MEM, AR, DR, RP, RT, RM1, RK1, RN1, RM2, RK2, RN2, C1, C2,
10
      C3, AC, RR, RT4;
  output [WIDTH-1:0] Bus_select;
  // The output is defined as register
  reg [WIDTH-1:0] select;
14
  always @(*)
  begin
15
      case(mux_sel)
16
17
           5'b00001:
18
              select <= AC;
19
           5'b00010:
20
              select <= C3;
21
           5'b00011:
22
               select <= C2;
23
           5'b00100:
              select <= C1;
           5'b00101:
              select <= RN2;
27
           5'b00110:
28
               select <= RK2;
29
           5'b00111:
30
               select <= RM2;
31
           5'b01000:
32
33
               select <= RN1;</pre>
           5'b01001:
              select <= RK1;
           5'b01010:
36
              select <= RM1;
37
           5'b01011:
38
              select <= RT;
39
           5'b01100:
40
               select <= RP;
41
           5'b01101:
42
               select <= DR;
43
           5'b01110:
               select <= AR;
           5'b01111:
47
               select <= MEM;</pre>
           5'b10000:
48
               select <= RR;
49
           5'b10001:
50
               select <= RT4;
51
52
       endcase
53
  end
```

```
56 assign Bus_select = select;
57 endmodule
  10.10 Comparator
1 module Comp
  #(parameter WIDTH = 8)
3
       input [WIDTH-1:0] R1, R2,
                                                 //inputs comes from AC and bus
       output wire z
                                                 //control signal for Jump
      {\tt instructions}
  );
  reg [WIDTH-1:0] value;
9 reg flagOut;
  always @(*) begin
       value <= R1-R2;</pre>
11
           flagOut <= (value == 8'b0);
12
  end
13
14
  assign z = flagOut;
15
  endmodule
   10.11 Program Counter(PC)
nodule PC //write, increment enable /PC, C2, C3
#(parameter WIDTH = 8)
3 (Clk, WEN, INC, BusOut, dout);
input Clk, WEN, INC;
5 input [WIDTH-1:0] BusOut;
6  output [WIDTH-1:0] dout;
reg [WIDTH-1:0] value;
9 initial begin
  value <= 8'b0;</pre>
10
11 end
12 always @(negedge Clk)
  begin
13
14
       if (WEN) value <= BusOut;</pre>
15
       else if (INC) value <= dout + 8'b1;</pre>
17
  end
  assign dout=value;
19
20
  endmodule
   10.12 Address Register (AR)
1 module AR //write enable /IR, AR, Rp, Rt, Rk1, Rm1, Rn1, C1
  #(parameter WIDTH = 8)
  input Clk, WEN, selAR, coreINC_AR,
5 input [WIDTH-1:0] IOut, BusOut,
  input [2:0] coreID,
  output [WIDTH-1:0] dout
  );
  reg [WIDTH-1:0] value;
12 always @(negedge Clk)
  begin
       if(WEN==1 && selAR == 0 && coreINC_AR == 0) begin
```

```
value <= BusOut;</pre>
15
       end
16
17
       if (coreINC_AR==1) begin
                                                                         //will be used
       in the COPYRm1 & COPYT4
           value <= value + coreID;</pre>
18
19
       if(WEN==1 && selAR == 1 && coreINC_AR == 0) begin
20
           value <= IOut;</pre>
21
       end
22
  end
23
24
  assign dout=value;
25
  endmodule
   10.13 Read-Write Register
  module Reg_module_W //write enable /IR, AR, Rp, Rt, Rk1, Rm1, Rn1, C1
   #(parameter WIDTH = 8)
   (Clk, WEN, BusOut, dout);
   input Clk, WEN;
   input [WIDTH-1:0] BusOut;
  output [WIDTH-1:0] dout;
  reg [WIDTH-1:0] value;
  always @(negedge Clk)
  begin
10
11
       if (WEN) value <= BusOut;</pre>
12
13
14
15
  assign dout=value;
17
18 endmodule
   10.14 Write-Reset Register
nodule Reg_module_RW //write, reset enable //Rt, AC
  #(parameter WIDTH = 8)
  (Clk, RST, WEN, BusOut, dout);
  input Clk, WEN,RST;
5 input [WIDTH-1:0] BusOut;
  output [WIDTH-1:0] dout;
  reg [WIDTH-1:0] value;
  always @(negedge Clk)
10
  begin
11
12
       if (WEN) value <= BusOut;</pre>
       else if (RST) value <= 8'b0;</pre>
  assign dout=value;
17
18
  endmodule
   10.15 Write-Increment Register
nodule Reg_module_RI //increment, reset enable //Rn2, Rk2, Rm2
  \#(parameter WIDTH = 8)
  (Clk, RST, INC, BusOut, dout);
4 input Clk, RST, INC;
```

```
input [WIDTH-1:0] BusOut;
output [WIDTH-1:0] dout;
reg [WIDTH-1:0] value;

always @(negedge Clk)
begin

if (RST) value <= 8'b0;
else if (INC) value <= dout + 8'b1;
end

assign dout=value;
endmodule</pre>
```

# 10.16 Write-Reset-Increment Register

```
1 module Reg_module_WI //write, increment enable /PC, C2, C3
#(parameter WIDTH = 8)
  (Clk, WEN, INC, BusOut, dout);
input Clk, WEN, INC;
5 input [WIDTH-1:0] BusOut;
6 output [WIDTH-1:0] dout;
  reg [WIDTH-1:0] value;
9 initial begin
  value <= 8'b0;
10
11
12 always @(negedge Clk)
13 begin
14
      if (WEN) value <= BusOut;</pre>
       else if (INC) value <= dout + 8'b1;</pre>
17 end
19 assign dout=value;
20
21 endmodule
```