Skip to content

Commit 168ec54

Browse files
Vladimir Zapolskiygregkh
authored andcommitted
arm64: dts: qcom: sm8650: Fix xo clock supply of SD host controller
[ Upstream commit 390903e ] The expected frequency of SD host controller core supply clock is 19.2MHz, while RPMH_CXO_CLK clock frequency on SM8650 platform is 38.4MHz. Apparently the overclocked supply clock could be good enough on some boards and even with the most of SD cards, however some low-end UHS-I SD cards in SDR104 mode of the host controller produce I/O errors in runtime, fortunately this problem is gone, if the "xo" clock frequency matches the expected 19.2MHz clock rate. Fixes: 10e0246 ("arm64: dts: qcom: sm8650: add interconnect dependent device nodes") Signed-off-by: Vladimir Zapolskiy <vladimir.zapolskiy@linaro.org> Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com> Reviewed-by: Neil Armstrong <neil.armstrong@linaro.org> Link: https://lore.kernel.org/r/20260314023715.357512-3-vladimir.zapolskiy@linaro.org Signed-off-by: Bjorn Andersson <andersson@kernel.org> Signed-off-by: Sasha Levin <sashal@kernel.org>
1 parent cd28943 commit 168ec54

1 file changed

Lines changed: 1 addition & 1 deletion

File tree

arch/arm64/boot/dts/qcom/sm8650.dtsi

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -4922,7 +4922,7 @@
49224922

49234923
clocks = <&gcc GCC_SDCC2_AHB_CLK>,
49244924
<&gcc GCC_SDCC2_APPS_CLK>,
4925-
<&rpmhcc RPMH_CXO_CLK>;
4925+
<&bi_tcxo_div2>;
49264926
clock-names = "iface",
49274927
"core",
49284928
"xo";

0 commit comments

Comments
 (0)