Skip to content

Commit 390903e

Browse files
Vladimir Zapolskiyandersson
authored andcommitted
arm64: dts: qcom: sm8650: Fix xo clock supply of SD host controller
The expected frequency of SD host controller core supply clock is 19.2MHz, while RPMH_CXO_CLK clock frequency on SM8650 platform is 38.4MHz. Apparently the overclocked supply clock could be good enough on some boards and even with the most of SD cards, however some low-end UHS-I SD cards in SDR104 mode of the host controller produce I/O errors in runtime, fortunately this problem is gone, if the "xo" clock frequency matches the expected 19.2MHz clock rate. Fixes: 10e0246 ("arm64: dts: qcom: sm8650: add interconnect dependent device nodes") Signed-off-by: Vladimir Zapolskiy <vladimir.zapolskiy@linaro.org> Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com> Reviewed-by: Neil Armstrong <neil.armstrong@linaro.org> Link: https://lore.kernel.org/r/20260314023715.357512-3-vladimir.zapolskiy@linaro.org Signed-off-by: Bjorn Andersson <andersson@kernel.org>
1 parent 30ac651 commit 390903e

1 file changed

Lines changed: 1 addition & 1 deletion

File tree

arch/arm64/boot/dts/qcom/sm8650.dtsi

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -4957,7 +4957,7 @@
49574957

49584958
clocks = <&gcc GCC_SDCC2_AHB_CLK>,
49594959
<&gcc GCC_SDCC2_APPS_CLK>,
4960-
<&rpmhcc RPMH_CXO_CLK>;
4960+
<&bi_tcxo_div2>;
49614961
clock-names = "iface",
49624962
"core",
49634963
"xo";

0 commit comments

Comments
 (0)