Skip to content

Commit 48ed6c2

Browse files
geertugregkh
authored andcommitted
dt-bindings: interrupt-controller: arm,gic-v3: Fix EPPI range
[ Upstream commit 15cfc89 ] According to the "Arm Generic Interrupt Controller (GIC) Architecture Specification, v3 and v4", revision H.b[1], there can be only 64 Extended PPI interrupts. [1] https://developer.arm.com/documentation/ihi0069/hb/ Fixes: 4b04906 ("dt-bindings: interrupt-controller: arm,gic-v3: Describe EPPI range support") Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Brain-farted-by: Marc Zyngier <maz@kernel.org> Acked-by: Marc Zyngier <maz@kernel.org> Link: https://patch.msgid.link/3e49a63c6b2b6ee48e3737adee87781f9c136c5f.1772792753.git.geert+renesas@glider.be Signed-off-by: Rob Herring (Arm) <robh@kernel.org> Signed-off-by: Sasha Levin <sashal@kernel.org>
1 parent 081b557 commit 48ed6c2

1 file changed

Lines changed: 1 addition & 1 deletion

File tree

Documentation/devicetree/bindings/interrupt-controller/arm,gic-v3.yaml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -50,7 +50,7 @@ properties:
5050
The 2nd cell contains the interrupt number for the interrupt type.
5151
SPI interrupts are in the range [0-987]. PPI interrupts are in the
5252
range [0-15]. Extended SPI interrupts are in the range [0-1023].
53-
Extended PPI interrupts are in the range [0-127].
53+
Extended PPI interrupts are in the range [0-63].
5454
5555
The 3rd cell is the flags, encoded as follows:
5656
bits[3:0] trigger type and level flags.

0 commit comments

Comments
 (0)