Skip to content

Commit 9f5a145

Browse files
yinjiyao111gregkh
authored andcommitted
drm/amdgpu/vcn: set no_user_fence for VCN v5.0.0 enc ring
[ Upstream commit 8cae0ce ] VCN encoder and decoder rings do not support 64-bit user fence writes, reject CS submissions with user fences. Fixes: b6d1a06 ("drm/amdgpu: add VCN_5_0_0 IP block support") Reviewed-by: Christian König <christian.koenig@amd.com> Reviewed-by: Alex Deucher <alexander.deucher@amd.com> Signed-off-by: Yinjie Yao <yinjie.yao@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com> (cherry picked from commit 49b1fbb) Signed-off-by: Sasha Levin <sashal@kernel.org>
1 parent 7509103 commit 9f5a145

1 file changed

Lines changed: 1 addition & 0 deletions

File tree

drivers/gpu/drm/amd/amdgpu/vcn_v5_0_0.c

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1137,6 +1137,7 @@ static const struct amdgpu_ring_funcs vcn_v5_0_0_unified_ring_vm_funcs = {
11371137
.type = AMDGPU_RING_TYPE_VCN_ENC,
11381138
.align_mask = 0x3f,
11391139
.nop = VCN_ENC_CMD_NO_OP,
1140+
.no_user_fence = true,
11401141
.get_rptr = vcn_v5_0_0_unified_ring_get_rptr,
11411142
.get_wptr = vcn_v5_0_0_unified_ring_get_wptr,
11421143
.set_wptr = vcn_v5_0_0_unified_ring_set_wptr,

0 commit comments

Comments
 (0)