Skip to content

Commit ad3b11f

Browse files
Josua-SRgregkh
authored andcommitted
arm64: dts: lx2160a: change i2c0 (iic1) pinmux mask to one bit
[ Upstream commit 7a3cc49 ] LX2160A pinmux is done in groups by various length bitfields within configuration registers. The first i2c bus (called IIC1 in reference manual) is configured through field IIC1_PMUX in register RCWSR14 bit 10 which is described in the reference manual as a single bit, unlike the other i2c buses. Change the bitmask for the pinmux nodes from 0x7 to 0x1 to ensure only single bit is modified. Further change the zero in the same line to hexadecimal format for consistency. Align with documentation by avoiding writes to reserved bits. No functional change, as writing the extra two reserved bits is not known to cause issues. Fixes: 8a1365c ("arm64: dts: lx2160a: add pinmux and i2c gpio to support bus recovery") Signed-off-by: Josua Mayer <josua@solid-run.com> Signed-off-by: Frank Li <Frank.Li@nxp.com> Signed-off-by: Sasha Levin <sashal@kernel.org>
1 parent 33c0fee commit ad3b11f

1 file changed

Lines changed: 2 additions & 2 deletions

File tree

arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1794,11 +1794,11 @@
17941794
};
17951795

17961796
i2c0_scl: i2c0-scl-pins {
1797-
pinctrl-single,bits = <0x8 0 (0x7 << 10)>;
1797+
pinctrl-single,bits = <0x8 0x0 (0x1 << 10)>;
17981798
};
17991799

18001800
i2c0_scl_gpio: i2c0-scl-gpio-pins {
1801-
pinctrl-single,bits = <0x8 (0x1 << 10) (0x7 << 10)>;
1801+
pinctrl-single,bits = <0x8 (0x1 << 10) (0x1 << 10)>;
18021802
};
18031803
};
18041804

0 commit comments

Comments
 (0)