Srivatsa Vasudevan

Practical UVM

Step by Step Examples

© Srivatsa Vasudevan 2011-2016.

All rights reserved. No part of this publication may be reproduced, distributed, or transmitted in any form or by any means, including photocopying, recording, or other electronic or mechanical methods, without the prior written permission of the author, except in the case of brief quotations embodied in critical reviews and certain other noncommercial uses permitted by copyright law. For permission requests, write to the publisher, addressed "Attention: Book Permissions," at the address below or via email to Srivatsa (at) uvmbook (dot) com.

The programs and code in this book have been included for their instructional value. While care was taken during the preparation of this book, no warranty or fitness is implied. The author assumes no liability for errors, omissions, or for damages resulting from the use of the information contained herein. All references to known as trademarks or service marks have been appropriately indicated.

All code within this text was compiled and simulated with Synopsys® VCS J-2015.09 using Accellera UVM versions 1.1d and 1.2. Any information on the proposed IEEE 1800.2 standard is current at of the time of the book publishing.

First Edition. July 2016.

ISBN: 9780997789607

The publisher offers discounts when ordered in quantity. Special discounts are available on quantity purchases by corporations, associations, and others. For more information, please contact:

Srivatsa Vasudevan 5567 Kimberly Street, San Jose CA 95129 United States of America.

Printed in the United States of America Summer 2016.

Cover Design: Fourth Dimension Inc.

This book is dedicated to:
The ONE by whose Grace,
A mute can speak eloquently,
A lame person can climb a mountain,
And for whom, nothing is impossible.
Our families and friends for supporting us on this incredible journey.

Contents

Part I UVM Building Blocks - A Tutorial

1	UVN	M Library Introduction	3				
	1.1	A Basic Verilog Testbench	3				
	1.2	A Simple SystemVerilog Testbench	4				
	1.3	How Does UVM Improve a Basic SystemVerilog Testbench?	6				
	1.4	Some UVM Terminology to Begin our UVM Journey	8				
2	UVN	M Core Utilities	9				
	2.1	Essential Core Utilities	11				
		2.1.1 Create	11				
		2.1.2 Copy					
		2.1.3 Clone					
	2.2	Common Operations					
		<u>*</u>	14				
		•	17				
		2.2.3 Packing And Unpacking	18				
	2.3		23				
	2.4	1	23				
	2.5	A Complete Class in UVM	26				
	2.6						
	2.7	Before Proceeding Further.					
3	UVN	M Factory	31				
	3.1		31				
	3.2		32				
	3.3	7 1	35				
	3.4	·					
		Using the Factory	36				
			36 36				
	3.5	Replacing Components Using a Factory.	36				
		Replacing Components Using a Factory. 3.5.1 Type Overrides	36 37				
		Replacing Components Using a Factory. 3.5.1 Type Overrides	36 37 38				
	3.5	Replacing Components Using a Factory. 3.5.1 Type Overrides 3.5.2 Instance Specific Overrides 3.5.3 Rules for Processing Overrides	36 37 38 40				
		Replacing Components Using a Factory. 3.5.1 Type Overrides. 3.5.2 Instance Specific Overrides. 3.5.3 Rules for Processing Overrides Debugging.	36 37 38 40				
4	3.5 3.6 3.7	Replacing Components Using a Factory. 3.5.1 Type Overrides 3.5.2 Instance Specific Overrides 3.5.3 Rules for Processing Overrides Debugging Coding Guidelines	36 37 38 40 40 41				
4	3.5 3.6 3.7 Tran	Replacing Components Using a Factory. 3.5.1 Type Overrides 3.5.2 Instance Specific Overrides 3.5.3 Rules for Processing Overrides Debugging Coding Guidelines nsaction Layer Communication	36 37 38 40 40 41				
4	3.5 3.6 3.7	Replacing Components Using a Factory. 3.5.1 Type Overrides 3.5.2 Instance Specific Overrides 3.5.3 Rules for Processing Overrides Debugging Coding Guidelines nsaction Layer Communication Basics of Transaction Level Communication	36 37 38 40 40 41 43 44				
4	3.5 3.6 3.7 Tran	Replacing Components Using a Factory. 3.5.1 Type Overrides 3.5.2 Instance Specific Overrides 3.5.3 Rules for Processing Overrides Debugging Coding Guidelines Desaction Layer Communication Basics of Transaction Level Communication	36 37 38 40 40 41 43 44 45				

		4.1.4	Peek	48
		4.1.5	Analysis Ports	
	4.0		·	
	4.2		cting Transaction-Level Components	
	4.3		FLM - Ports Summary	
	4.4		ΓLM 2	
		4.4.1	Blocking Transports	
		4.4.2	NonBlocking Transports	
	4.5	Socket	5	58
	4.6	Time.		60
	4.7	Connec	eting TLM2 Ports and Sockets	60
	4.8		c Payload	
	4.9		ions	
5	Rep	_	nfrastructure	
	5.1	Elemer	nts of a UVM Report	
		5.1.1	Severity Specification	67
		5.1.2	Verbosity Settings	67
		5.1.3	Handling Specification	68
		5.1.4	API Presented By UVM Components to Generate Messages	
	5.2	Repor	ting Subsystem - Practical Applications	
		5.2.1	Controlling Reporting from the Command Line	
		5.2.2	Controlling Verbosity	
		5.2.3	Logging Messages to a File	
		5.2.4	Demoting Reports From One Level to Another	
		5.2.5	Catching Reports and Changing Them	
		5.2.6	Using Reporting Infrastructure with Assertions and Modules	
		3.2.0	Osing Reporting Infrastructure with Assertions and Modules	13
6	Phas	sing		75
•	6.1		on Domain Pre Run Stages	
	0.1	6.1.1	Build_phase	
		6.1.2	connect_phase	
		6.1.3	end_of_elaboration_phase	
		0.1.3	end of elaboration phase	77
		611		
	()	6.1.4	start_of_simulation_phase	77
	6.2	Run Ti	start_of_simulation_phase	77 78
	6.3	Run Ti Clean I	start_of_simulation_phase	77 78 80
	6.3 6.4	Run Ti Clean V Preven	start_of_simulation_phase me Phases Up Stages ting Phases from Ending - Objections	77 78 80 81
	6.3 6.4 6.5	Run Ti Clean V Preven Phase S	start_of_simulation_phase me Phases Up Stages ting Phases from Ending - Objections States	77 78 80 81 85
	6.3 6.4	Run Ti Clean U Preven Phase S Phase G	start_of_simulation_phase me Phases Up Stages ting Phases from Ending - Objections States Callbacks	77 78 80 81 85 86
	6.3 6.4 6.5	Run Ti Clean U Preven Phase S Phase G Spanni	start_of_simulation_phase me Phases Up Stages ting Phases from Ending - Objections States Callbacks ng Multiple Phases	77 78 80 81 85
	6.3 6.4 6.5 6.6	Run Ti Clean U Preven Phase S Phase G Spanni	start_of_simulation_phase me Phases Up Stages ting Phases from Ending - Objections States Callbacks ng Multiple Phases	77 78 80 81 85 86
7	6.3 6.4 6.5 6.6 6.7 6.8	Run Ti Clean V Preven Phase S Phase S Spanni Adding	start_of_simulation_phase me Phases Up Stages ting Phases from Ending - Objections States Callbacks ng Multiple Phases g a Domain to a Schedule	77 78 80 81 85 86 89 93
7	6.3 6.4 6.5 6.6 6.7 6.8	Run Ti Clean U Preven Phase S Phase G Spanni Adding	start_of_simulation_phase me Phases Up Stages ting Phases from Ending - Objections States Callbacks ng Multiple Phases g a Domain to a Schedule mand Line Processor	77 78 80 81 85 86 89 93
7	6.3 6.4 6.5 6.6 6.7 6.8 UVN 7.1	Run Ti Clean U Preven Phase S Phase G Spanni Adding	start_of_simulation_phase me Phases Up Stages ting Phases from Ending - Objections States Callbacks ng Multiple Phases g a Domain to a Schedule mand Line Processor and Line Processor Basics	77 78 80 81 85 86 89 93 95
7	6.3 6.4 6.5 6.6 6.7 6.8 UVN 7.1 7.2	Run Ti Clean U Preven Phase S Phase G Spanni Adding M Comm Comm Built in	start_of_simulation_phase me Phases Up Stages ting Phases from Ending - Objections States Callbacks ng Multiple Phases g a Domain to a Schedule mand Line Processor and Line Processor Basics n Arguments	77 78 80 81 85 86 89 93 95 95 96
7	6.3 6.4 6.5 6.6 6.7 6.8 UVN 7.1 7.2 7.3	Run Ti Clean U Preven Phase S Phase G Spanni Adding M Comm Comm Built ir Availal	start_of_simulation_phase me Phases Up Stages ting Phases from Ending - Objections States Callbacks ng Multiple Phases g a Domain to a Schedule mand Line Processor and Line Processor Basics n Arguments ole Global Settings	77 78 80 81 85 86 89 93 95 95 96
7	6.3 6.4 6.5 6.6 6.7 6.8 UVN 7.1 7.2	Run Ti Clean U Preven Phase S Phase S Spanni Adding M Comm Comm Built in Availab Contro	start_of_simulation_phase me Phases Up Stages ting Phases from Ending - Objections States Callbacks ng Multiple Phases g a Domain to a Schedule mand Line Processor and Line Processor Basics n Arguments ole Global Settings Illing Simulation Behavior	77 78 80 81 85 86 89 93 95 96 96 96 97
7	6.3 6.4 6.5 6.6 6.7 6.8 UVN 7.1 7.2 7.3	Run Ti Clean U Preven Phase S Phase G Spanni Adding M Comm Comm Built in Availal Contro 7.4.1	start_of_simulation_phase me Phases Up Stages ting Phases from Ending - Objections States Callbacks ng Multiple Phases g a Domain to a Schedule mand Line Processor and Line Processor Basics n Arguments ole Global Settings lling Simulation Behavior Verbosity	77 78 80 81 85 86 89 93 95 96 96 97 97
7	6.3 6.4 6.5 6.6 6.7 6.8 UVN 7.1 7.2 7.3	Run Ti Clean U Preven Phase S Phase G Spanni Adding M Comm Comm Built in Availab Contro 7.4.1 7.4.2	start_of_simulation_phase me Phases Up Stages ting Phases from Ending - Objections States Callbacks ng Multiple Phases g a Domain to a Schedule mand Line Processor and Line Processor Basics n Arguments Die Global Settings Illing Simulation Behavior Verbosity Severity	77 78 80 81 85 86 89 93 95 96 96 97 97
7	6.3 6.4 6.5 6.6 6.7 6.8 UVN 7.1 7.2 7.3	Run Ti Clean U Preven Phase S Phase G Spanni Adding M Comm Built in Availab Contro 7.4.1 7.4.2 7.4.3	start_of_simulation_phase me Phases Up Stages ting Phases from Ending - Objections States Callbacks ng Multiple Phases g a Domain to a Schedule mand Line Processor and Line Processor Basics n Arguments ole Global Settings Illing Simulation Behavior Verbosity Severity Configuration	77 78 80 81 85 86 89 93 95 96 96 97 97 97 98
7	6.3 6.4 6.5 6.6 6.7 6.8 UVN 7.1 7.2 7.3	Run Ti Clean U Preven Phase S Phase G Spanni Adding M Comm Comm Built in Availab Contro 7.4.1 7.4.2	start_of_simulation_phase me Phases Up Stages ting Phases from Ending - Objections States Callbacks ng Multiple Phases g a Domain to a Schedule mand Line Processor and Line Processor Basics n Arguments ole Global Settings Illing Simulation Behavior Verbosity Severity Configuration Starting Sequences From a Command Line	77 78 80 81 85 86 89 93 95 96 96 97 97
7	6.3 6.4 6.5 6.6 6.7 6.8 UVN 7.1 7.2 7.3	Run Ti Clean U Preven Phase S Phase G Spanni Adding M Comm Built in Availal Contro 7.4.1 7.4.2 7.4.3 7.4.4 7.4.5	start_of_simulation_phase me Phases Up Stages ting Phases from Ending - Objections States Callbacks ng Multiple Phases g a Domain to a Schedule mand Line Processor and Line Processor Basics a Arguments ole Global Settings Illing Simulation Behavior Verbosity Severity Configuration Starting Sequences From a Command Line Factory Command Line Interface	77 78 80 81 85 86 89 93 95 96 96 97 97 97 98
7	6.3 6.4 6.5 6.6 6.7 6.8 UVN 7.1 7.2 7.3	Run Ti Clean U Preven Phase S Phase G Spanni Adding M Comm Built ir Availal Contro 7.4.1 7.4.2 7.4.3 7.4.4 7.4.5 Debug	start_of_simulation_phase me Phases Up Stages ting Phases from Ending - Objections States Callbacks ng Multiple Phases g a Domain to a Schedule mand Line Processor and Line Processor Basics n Arguments ole Global Settings Illing Simulation Behavior Verbosity Severity Configuration Starting Sequences From a Command Line Factory Command Line Interface	77 78 80 81 85 86 89 93 95 96 97 97 97 98 98 99

8	Conf	figuration and Resource Databases	103
	8.1	Resource Database Infrastructure	103
	8.2	Config Database Infrastructure	105
	8.3	Priority for Setting Values in the Database	
	8.4	Using Regular Expressions in UVM	
	8.5	Debugging	
	8.6	Performance Tuning and Coding Guidelines	108
9	T IX/N	I Component Hierarchy	111
9	9.1	Overview of Capabilities Provided by UVM Component	
	2.1	9.1.1 Construction and Hierarchy Management	
		9.1.2 Component Configuration	
		9.1.3 Factory Interface	
		9.1.4 Reporting Interface	
	9.2	Macros Provided for UVM Components	
	9.3	UVM Library Component Classes	
	7.5	9.3.1 UVM Driver	
		9.3.1.1 Providing Driver Extensibility	
		9.3.1.2 Different Driver modes	
		9.3.1.3 Other Driver Variants	
		9.3.2 Monitor	
		9.3.3 Sequencer	
		9.3.4 Agent	
		9.3.4.1 Agent Configuration	
		9.3.4.2 Agent Build Phase	
		9.3.4.3 Agent Connect Phase	
		9.3.5 Subscriber	
		9.3.6 Scoreboard	132
		9.3.7 Environment Class	135
		9.3.8 Top Level Test	139
	9.4	Component Configuration	
	9.5	Creating and Using UVM Components - Guidelines	143
10	C 111		1 4 ~
10		backs	
	10.1	Creating Callbacks in Components	
		10.1.1 Step 1: Create Virtual Callback Class	
		10.1.2 Step 2: Register the Callback Class	
		10.1.3 Step 3: Place the Callback Class Hook in Driver Code	
	10.2	10.1.4 Step 4: Extend and Use the Callback Class	
	10.2	User Applications of Callbacks110.2.1 Typewide Callbacks1	
		10.2.2 Instance Specific Callbacks	
	10.3	Order of Execution of Callbacks	
		Coding Guidelines	
		Exercises for Further Exploration	
	10.5	Exercises for Further Exploration	133
11	UVN	I Register Abstraction Layer 1	155
		Typical UVM Register Use Model	
		Components of a Register Model	
	11.3	Register Maps	158
	11.4	Register Model Architecture	159
	11.5	Register Model API	
		11.5.1 Register Model Creation API	
		11.5.2 Register Model Hierarchy Traversal API	160

		11.5.3	Register Model Access API	162
			11.5.3.1 Reset	162
			11.5.3.2 Read/Write	163
			11.5.3.3 Get/Set	
			11.5.3.4 Peek/Poke	
			11.5.3.5 Randomize	
			11.5.3.6 Update	
			11.5.3.7 Mirror	
			Front Door Access	
			Back Door Access	
			nce Between Backdoor and Peek/Poke Operations	
			ge of Register Models	
	11.8	Custom	ization of Register Models	170
Part	t II U	sing UV	M Building Blocks	
12	Cres	atino a (Complete UVM Environment	179
12			tion Environment	
			el Integration	
	12.2		Step 1: Create the Testbench Top Level Module	
		12.2.2	Step 2: Clocks and Reset.	
		12.2.3	Step 3: Connect the Interfaces	
		12.2.4	Step 4: Start UVM Test	
		12.2.5	The Complete Top Level Module	
	12.3	The UV	M Class Environment	
		12.3.1	Master Agent	
		12.3.2	Slave Agent	
		12.3.3	Scoreboard	
		12.3.4	Coverage	
		12.3.5	Environment Class	182
		12.3.6	Build Phase	183
		12.3.7	Connect Phase	184
	12.4	Test Cla	ass	185
	12.5	How D	pes the Test Proceed?	187
			Test	
	12.7	Starting	the Test From the Command Line	192
			ry and Coding guidelines	
	12.9	Exercis	es for Further Exploration	193
Part	t III S	timulus	Generation in UVM	
13	Gene	rating S	stimulus to Verify The DUT	197
10			g Your Transaction Stimulus	
	15.1		Constraining Data Items	
		15.1.1	13.1.1.1 Valid Value Constraints	
			13.1.1.2 Reasonablity/Sane Constraints	
			13.1.1.3 Correctness Constraints	
		13.1.2	Inheritance and Constraint Layering	
	13.2		g Sequences	
			quence Library	
	-		Selection Modes in a Sequence Library	
	13.4		cer Operation	
			Generating Sequences and Sequence Items on a Sequencer	
			13.4.1.1 Using Sequence Methods	

		13.4.1.2 Using Sequence Macros	214
		13.4.2 Configuring the Sequencer's Default Sequence	215
	13.5	Sequencer Arbitration	216
		13.5.1 Getting a Handle To the Sequencer From a Sequence	
		13.5.2 Sequence Priority	
		13.5.3 Lock/Unlock	
		13.5.4 Grab/Ungrab	
	13.6	Common Sequence Types	
		13.6.1 Flat Sequences	
		13.6.2 Hierarchical Sequences	
		13.6.3 Parallel Sequences	
		13.6.4 Reactive Sequences	
		13.6.5 Virtual Sequences and Sequencers	
		13.6.6 Interrupt Sequences	
	127	3	
		Sequence Callbacks	
	13.0	Coding Guidennes	233
Par	t IV P	Practical Verification using UVM - Applications	
		5 11	
14	Exar	nple SOC Used for the Examples	237
		The Example SOC	
		Memory Map	
		Directory Structure	
	14.4	Building and Running the Examples	240
15	HWA	A Registers with the VGA LCD Module	2/1
13		Integrating Register Models Into UVM Environments.	
	13.1	15.1.1 Step 1. Creating the Register Model	
		15.1.2 Step 2. Creating an Adapter to Translate Bus Operations	
		15.1.3 Step 3. Choose a Predictor for the Register Models	
		15.1.3.1 Implicit Prediction	
		15.1.3.2 Explicit Prediction	
		15.1.3.3 The Register Predictor	
		15.1.3.4 Passive Prediction Without Active Components	
		15.1.4 Step 4. Instantiating the Register Model	255
		15.1.5 Step 5. Creating the Register Model in the Environment	
		15.1.6 Step 6. Locking the model	
		15.1.7 Step 7. Connecting the Register Model Adapter	
		15.1.8 Step 8. Set the Front-Door Sequencer	
		15.1.9 Step 9. Accessing the Register Model	
		15.1.9.1 Front Door Access	
	150	15.1.9.2 Back Door Access	
		Various Built-in Tests Available From UVM	
		Build and Run Instructions	
	13.4	Exercises for Further Exploration	204
16	Facto	ories, Multiple Register Interfaces, Reporting, Callbacks and Command Line Control using the	
-		abone Conmax Crossbar	265
		Verification Environment	
		16.1.1 Register Programming Model	267
		16.1.2 The Register Model for Multiple Interfaces	
		16.1.3 Using a Scoreboard with Multiple Input Ports and a Simple Comparator	270
		16.1.4 Putting it All Together: The Top Level Environment	272

		1615	The Duild Diese	272
		16.1.5	The Build Phase	
		16.1.6	Connect Phase	
		16.1.7	Top Level Base Test.	
		16.1.8	Creating a Specific Test	
	160	16.1.9	Selecting a Specific Test to Run	
	16.2		Usage for Environment Creation	
			Using a Type Override	
	160		Using Instance Overrides to Override Specific Instances	
			Config DB to Apply Various Environment Settings	
	16.4		a Virtual Sequencer to Direct Traffic to Wishbone Crossbar	
		16.4.1	Creating a Virtual Sequencer	
		16.4.2	Connecting the Virtual Sequence to Subsequencers	
		16.4.3	Creating a Virtual Sequence and Controlling Other Sequencers	
	16.5		g Message Verbosity From Some Components	
			Using Methods	
			Using the Command Line	
			g Messages From a Specific Component to a File	
			stration of Flat Sequences	
	16.8	Using C	Callbacks	
		16.8.1	Instance Specific Callback Example	
		16.8.2	Type Wide Callback Example	
	16.9		The Command Line Processor	
		16.9.1	Command Line Options to Affect the Entire Simulation	
		16.9.2	Getting a Command Line Argument Into the Simulation	
		16.9.3	Controlling Sequences Using the Built In Command Line	
		16.9.4	Using the Command Line Processor to Configure Components	
		16.9.5	Setting Type Override from the Command Line	
		16.9.6	Setting an Instance Override from the Command Line	
		16.9.7	Setting Verbosity for Specific Components on Command Line	
		16.9.8	Setting a Specific Report Action for a Specific Component on the Command Line	
		16.9.9	Setting a Specific Action for a Specific Error for a Component on the Command Line	
			And Run Instructions	
	16.11	Exercis	es for Further Exploration	. 303
	G.,		d da ma	205
17			neration with Ethernet	
			odeling of Ethernet Packets	
	17.2		ping Interrupt Sequences in UVM	
			Step 1: Adding an Interface to the Environment	
		17.2.2	Step 2: Make the Interface Available Via config_db	
		17.2.3	Step 3: Use the Interface From the config_db in Your Sequence	
	17.3		ping Layered Sequences in UVM	
			Developing Hierarchical Sequences in UVM	
			Developing Sequences as a Collection of Layers	
	17.4	Exercis	es for Further Exploration	. 313
10	TT	- TIX7N/L	C. T. C.	215
18		_	for Functional Verification Closure of NON-UVM Testbenches	
			Environment Description	
	18.2		UVM Environment to Legacy Testbench	
			Changes to the Top Level Testbench	
	10.2	18.2.2	Connecting UVM Testbench to the Top Level	
	18.3		ge Model	
		18.3.1	Register Layer Based Coverage Model	
	40 :	18.3.2	The Functional Coverage Model	
	18.4	Taking	Care of Phasing	. 324

	18.6 18.7 18.8 18.9	18.4.1 The Reset Agent 18.4.2 Synchronizing the Phases in Legacy and UVM Testbenches UVM Environment 18.5.1 Environment Block Diagram 18.5.2 The Register Model 18.5.3 The External Predictor Model 18.5.4 The Coverage Models 18.5.5 The Build Phase 18.5.6 The Connect Phase Passive UVM Test Class Observing Generated Coverage Results Cover Additional Scenarios by Tweaking Additional Scenarios Troubleshooting D Exercises for Further Exploration	326 328 328 328 328 329 330 331 333 334 335
Par	t V A	dvanced Topics in UVM	
19	19.1 19.2	Chronization, Watchdogs, Heartbeats and Events Synchronizing Processes Across Components Using uvm_event Using UVM Barrier Classes Heartbeats From Simulations	339 345
20	20.1	Example of a Reactive Agent 20.1.1 Reactive Driver 20.1.2 Reactive Sequencer 20.1.3 The Creation of a Reactive Sequence 20.1.4 The Completed Reactive Agent Other Approaches to the Reactive Agent	354 355 358 360 361
21	21.1 21.2 21.3 21.4	Example DUT. Verification Environment for the DUT. 21.2.1 Master Agent Sequence. Effect of Register Operations on Various Field Access Policies Customizing Register Models. Hooks and Callback Facilities in Register Models. 21.5.1 Factory Replacement for RAL Registers. 21.5.2 Register Callbacks 21.5.2.1 Step 1: Create the Callback with the Appropriate Tasks 21.5.2.2 Step 2: Add the Callback to the Test	365 366 367 370 373 374 375 376
22	22.1	rimer for UVM Config DB Regular Expressions Component Classes Config DB Regular Expressions in UVM 22.2.1 Case Sensitivity And Other Things To Note 22.2.2 WildCards 22.2.2.1 '*' Wildcards 22.2.2.2 '?' Wildcards 22.2.3 '+' Wildcard 22.2.4 Anchors 22.2.5 Repeat Operators 22.2.6 Marked Sub Expressions 22.2.7 Alternation	380 383 383 384 385 386 386 387 388

	22.2.8	Precedece Among Operators	389
A	Simple RAM	I slave	391
	References .		
Glo	ossary		403
Ind	low		405

Foreword

As a person that has been involved from day one on the UVM effort, serving as co-chair of the Accellera UVM WG, I am glad to embrace Srivatsa's book, which will serve as an additional means to expanding the UVM community. As a frequent user and support person for UVM, I am glad to see a book with many important details that can teach one UVM quickly. Coding up a UVM testbench rapidly and correctly is growing required need in the Semiconductor industry. As designs are becoming more complex and schedule times are reducing, the pressure on the UVM testbench implementers is getting tougher and tougher. With this book, one can effectively learn practical aspects of UVM and can use it as a reference to get detailed information quickly.

A notable chapter is the configuration database; regular expressions are used to enable assignment of configurations to a desired set of components. The book provides detailed information about how the regular expressions are applied to achieve this.

Another notable chapter is about the register library; the books goes to great effort to point out the different register/field databases with details on how they are referenced and updated.

The author is deeply involved in the UVM IEEE efforts (P1800.2). I am also looking forward towards the first book that will have details on P1800.2 as it plans to come out early next year.

To summarize, the book has truly recognized the complexities of UVM and what is needed to bring new users on board and what is needed to enable existing users better.

Austin TX, March 2016

Hillel Miller
Accellera UVM Committee Co-Chair.

xv © Srivatsa Vasudevan

Preface

SystemVerilog allows you to use a single language for both design and verification of ASIC designs. The Universal Verification Methodology (UVM) allows verification engineers to leverage the SystemVerilog language with a standardized methodology. UVM is now widely supported by EDA vendors and used by many design teams worldwide to verify complex ASIC devices. Many new designs use UVM as a methodology for their projects moving forward. This book is a product of knowledge accumulated from many sources (UVM Users Guide and Class Reference, code comments, various DVCON presentations and papers, UVM/OVM books, UVM committee discussions and my own experience to name a few). Many examples illustrate key concepts and show how UVM may be used to verify complex ASIC devices. The provided examples combined with a practical hands-on approach with actual RTL cores should enable the verification engineer to explore UVM at their own pace.

Before you get started

The subject of UVM is vast. There are new developments often concerning this class library. To keep the discussion in this book focused on UVM, knowledge of SystemVerilog and object-oriented concepts are prerequisites and are not covered as a part of this book. Please visit our website www.uvmbook.com for links to enhance your knowledge of SystemVerilog if needed.

How is this book structured?

The focus of this book is practical learning. There are a series of examples, each illustrating a concept with insight into UVM. The examples in Part 1 progress from relatively trivial examples to elaborate full chip environments as the book progresses in Part 4. The examples are complete so that you can run them in a simulator. Part of this book's approach is that you execute/change the examples provided and work with them to learn UVM better.

During book development, a decision was made to use real world examples. The book structure takes the form of a practical DIY (Do It Yourself) format. I envison that you will download the examples to your computer and study UVM through this book as you execute the examples. The examples progress from simple to complex concepts while being complete in illustrating specific aspects of UVM, I have used many cores from opencores.org to help illustrate key concepts along the way. The Verilog testbenches which were originally part of the opencores offering have also been included. This way, you can compare and contrast approaches, and make transition from Verilog to UVM + SystemVerilog. If you are new to UVM, you have a reference design with testcases that you can relate to as a platform.

There are five parts to this collection. After you download and install the examples, the provided makefiles will build and run these examples. Feel free to examine and modify them as you see fit. The figure below illustrates the flow of UVM concepts through this book.

xviii Preface




Fig. 0.1: Chapters in this book

PART 1: Overview of the UVM Class Library

This part is a UVM Tutorial. It begins with a UVM Library overview introducing some concepts and classes that you will need to complete your journey through in Parts 2,3,4. Completing this Part should give you a good idea of what the UVM library contains. If you know UVM, you can look into the content of this Part for any details.

Part 2: Stitching it all together

This part attempts to bring together concepts presented in Part 1 to put together a complete verification environment. It discusses in practical detail various aspects of a UVM environment and connects master and slave verification components through a simple pass through DUT. The components and concepts developed in this chapter are reused in Part IV. The wishbone protocol is chosen instead of the UBUS protocol described in the UVM Users Guide. While it would have been possible to extend the UBUS protocol description to allow some other transfers and also create examples using actual RTL with this protocol, such an effort would be rather significant. This book instead leverages RTL IP that has been proven elsewhere to teach UVM so that you can continue learning and exploring well documented IP.

Part 3: Stimulus Generation

Creation and driving of stimuli form a crucial activity in any verification effort. The UVM class library allows the user to

Preface xix

write reusable code and also provides some guidelines for how to structure this code. This part covers various concepts and considerations for stimulus generation.

Part 4: Block level verification environments

Part 4 now moves on to block level verification environments. Since it was not possible to address aspects of UVM in verification in a fair amount of detail in Parts 2 and 3, Part 4 provides practical examples of integrated UVM environments while highlighting aspects of UVM.

As some RTL cores with verilog environments are available from www.opencores.org, it makes it possible for readers who are coming into ASIC verification from a design world to relate more quickly to the concepts in UVM using these cores. Hence, all environments are built around these available cores merged into an example platform. You can also choose to add other RTL cores to this design or delve into a variety of other topics in verification using these examples as a platform.

Note: While complete environments have indeed been provided to you to learn and extend from, it has not been my intention to either verify the core provided nor delve into details of each core in this book. Such an exercise is left to you hoping that you will undertake it with the intention of exploring deeper into UVM at your own pace.

The main areas of UVM covered in Part IV are:

- UVM Register modeling in context of a Video Display Unit
- The cross bar random environment in UVM is used to explain many UVM concepts with multiple components in the
 environment.
- Data and stimulus considerations and various sequence types for a random verification of the Ethernet MAC in UVM
- Using UVM to enhance functional coverage of a DUT in a legacy environment.

Part 5: Advanced Topics

Part V now goes into some more advanced topics in UVM that are not covered in earlier sections. Content in this part assumes you have studied the earlier four parts. Some of the main areas covered are:

- Synchronization among processes in UVM
- Heartbeat applications to ensure your testbench is running
- · Reactive sequencer applications in UVM
- Advanced Register topics
- Regular expressions in the UVM configuration database.

Hence on completion of this part of the book, you should be able to use UVM to verify your designs and tweak your environments to accomplish your specific goals.