life.augmented


STM32GBK1CB

Arm[®] Cortex[®]-M4 32b MCU+FPU, 170 MHz / 213DMIPS, 128 KB Flash, 32KB SRAM, rich analog, math accelerator

Datasheet - production data

Features

- Core: Arm[®] 32-bit Cortex[®]-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator) allowing 0-wait-state execution from Flash memory, frequency up to 170 MHz with 213 DMIPS, MPU, DSP instructions
- Operating conditions:
 - VDD, VDDA voltage range:1.71 V to 3.6 V
- · Mathematical hardware accelerators
 - CORDIC for trigonometric functions acceleration
 - FMAC: Filter mathematical accelerator
- Memories
 - 128 Kbytes of Flash memory with ECC support, proprietary code readout protection (PCROP), securable memory area, 1 Kbyte OTP
 - 22 Kbytes of SRAM, with hardware parity check implemented on the first 16 Kbytes
 - Routine booster: 10 Kbytes of SRAM on instruction and data bus, with hardware parity check (CCM SRAM)
- Reset and supply management
 - Power-on/power-down reset (POR/PDR/BOR)
 - Programmable voltage detector (PVD)
 - Low-power modes: sleep, stop, standby and shutdown
- Clock management
 - 4 to 48 MHz crystal oscillator
 - Internal 16 MHz RC with PLL option (± 1%)
- Up to 42 fast I/Os
 - All mappable on external interrupt vectors
 - Several I/Os with 5 V tolerant capability
- Interconnect matrix



- 12-channel DMA controller
- 2 ADCs 0.25 μs(22 channels). Resolution up to 16-bit with hardware oversampling, 0 to 3.6 V conversion range
- 4 x 12-bit DAC channels
 - 2 x buffered external channels 1 MSPS
 - 2 x unbuffered internal channels 15 MSPS
- 4 x ultra-fast rail-to-rail analog comparators
- 3 x operational amplifiers that can be used in PGA mode, all terminals accessible
- 14 timers:
 - 1 x 32-bit timer and 2 x 16-bit timers with up to four IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
 - 2 x 16-bit 8-channel advanced motor control timers, with up to 8 x PWM channels, dead time generation and emergency stop
 - 1 x 16-bit timer with 2 x IC/OCs, one OCN/PWM, dead time generation and emergency stop
 - 2 x 16-bit timers with IC/OC/OCN/PWM, dead time generation and emergency stop
 - 2 x watchdog timers (independent, window)
 - 1 x SysTick timer: 24-bit downcounter
 - 2 x 16-bit basic timers
 - 1 x low-power timer
- Calendar RTC with alarm, periodic wakeup from stop/standby

- Communication interfaces
 - 1 x FDCAN controller supporting flexible data rate
 - 3 x I²C Fast mode plus (1 Mbit/s) with 20 mA current sink, SMBus/PMBus, wakeup from stop
 - 3 x USARTs (ISO 7816 interface, LIN, IrDA, modem control)
 - 1x LPUART
 - 3 x SPIs, 4 to 16 programmable bit frames, 2 x with multiplexed half duplex I²S interface
 - 1 x SAI (serial audio interface)
 - USB 2.0 full-speed interface with LPM and BCD support
 - IRTIM (infrared interface)
 - USB Type-C[™] /USB power delivery controller (UCPD)
- True random number generator (RNG)
- · CRC calculation unit, 96-bit unique ID
- Development support: serial wire debug (SWD), JTAG, Embedded trace macrocell™

STM32GBK1CB Contents

Contents

1	Intro	duction
2	Desc	ription
3	Func	tional overview
	3.1	Arm® Cortex®-M4 core with FPU
	3.2	Adaptive real-time memory accelerator (ART accelerator) 15
	3.3	Memory protection unit
	3.4	Embedded Flash memory
	3.5	Embedded SRAM
	3.6	Multi-AHB bus matrix
	3.7	Boot modes
	3.8	CORDIC
	3.9	Filter mathematical accelerator (FMAC)
	3.10	Cyclic redundancy check calculation unit (CRC)
	3.11	Power supply management
		3.11.1 Power supply schemes
		3.11.2 Power supply supervisor
		3.11.3 Voltage regulator
		3.11.4 Low-power modes
		3.11.5 Reset mode
	3.12	Interconnect matrix
	3.13	Clocks and startup
	3.14	General-purpose inputs/outputs (GPIOs)
	3.15	Direct memory access controller (DMA)
	3.16	DMA request router (DMAMux)
	3.17	Interrupts and events
		3.17.1 Nested vectored interrupt controller (NVIC)
		3.17.2 Extended interrupt/event controller (EXTI)
	3.18	Analog-to-digital converter (ADC)
		3.18.1 Temperature sensor
		3.18.2 Internal voltage reference (VREFINT)



5	Elect	rical ch	aracteristics	50
	4.3	Alterna	te functions	47
	4.2		inition	
	4.1	LQFP4	8 pinout description	40
4	Pino	uts and	pin description	40
		3.36.1	Serial wire JTAG debug port (SWJ-DP)	
	3.36		pment support	
	3.35		ecovery system (CRS)	
	3.34	-	/pe-C™ / USB Power Delivery controller (UCPD)	
	3.33		sal serial bus (USB)	
	3.32		ller area network (FDCAN1)	
	2.20	3.31.1	SAI peripheral supports	
	3.31		audio interfaces (SAI)	
	3.30	•	peripheral interface (SPI)	
	3.29	•	ower universal asynchronous receiver transmitter (LPUART) .	
	3.28		sal synchronous/asynchronous receiver transmitter (USART)	
	3.27		tegrated circuit interface (I ² C)	
	3.26		d transmitter	
	3.25	•	r and backup registers (TAMP)	
	3.24		me clock (RTC) and backup registers	
	2 24	3.23.7	SysTick timer	
		3.23.6	System window watchdog (WWDG)	
		3.23.5	Independent watchdog (IWDG)	
		3.23.4	Low-power timer (LPTIM1)	
		3.23.3	Basic timers (TIM6 and TIM7)	
		3.23.2	General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16, TIM17)	
		3.23.1	Advanced motor control timer (TIM1, TIM8)	29
	3.23	Timers	and watchdogs	
	3.22		m number generator (RNG)	
	3.21		ional amplifier (OPAMP)	
	3.20		rators (COMP)	
	3.19	•	to analog converter (DAC)	
	3 10	Didital	to analog converter (DAC)	クフ

5.1	Param	eter conditions	50
	5.1.1	Minimum and maximum values	. 50
	5.1.2	Typical values	. 50
	5.1.3	Typical curves	. 50
	5.1.4	Loading capacitor	. 50
	5.1.5	Pin input voltage	. 50
	5.1.6	Power supply scheme	. 51
	5.1.7	Current consumption measurement	. 52
5.2	Absolu	te maximum ratings	52
5.3	Operat	ing conditions	54
	5.3.1	General operating conditions	. 54
	5.3.2	Operating conditions at power-up / power-down	. 55
	5.3.3	Embedded reset and power control block characteristics	. 55
	5.3.4	Embedded voltage reference	. 57
	5.3.5	Supply current characteristics	. 58
	5.3.6	Wakeup time from low-power modes and voltage scaling transition times	. 81
	5.3.7	External clock source characteristics	. 82
	5.3.8	Internal clock source characteristics	. 86
	5.3.9	PLL characteristics	. 89
	5.3.10	Flash memory characteristics	. 90
	5.3.11	EMC characteristics	. 91
	5.3.12	Electrical sensitivity characteristics	. 92
	5.3.13	I/O current injection characteristics	. 93
	5.3.14	I/O port characteristics	. 94
	5.3.15	NRST pin characteristics	. 99
	5.3.16	Extended interrupt and event controller input (EXTI) characteristics	100
	5.3.17	Analog switches booster	100
	5.3.18	Analog-to-digital converter characteristics	101
	5.3.19	Digital-to-Analog converter characteristics	112
	5.3.20	Comparator characteristics	120
	5.3.21	Operational amplifiers characteristics	121
	5.3.22	Temperature sensor characteristics	125
	5.3.23	Timer characteristics	125
	5.3.24	Communication interfaces characteristics	127
	5.3.25	UCPD characteristics	136



Contents STM32GBK1CB

6	Pacl	kage inf	formation	137
	6.1	LQFP4	48 package information	137
	6.2	Therm	nal characteristics	141
		6.2.1	Reference document	141
		6.2.2	Selecting the product temperature range	141
7	Orde	ering in	formation	143
8	Revi	sion his	story	144

57

STM32GBK1CB List of tables

List of tables

Table 1.	STM32GBK1CB features and peripheral counts	. 12
Table 2.	STM32GBK1CB peripherals interconnect matrix	
Table 3.	DMA implementation	
Table 4.	Temperature sensor calibration values	. 27
Table 5.	Internal voltage reference calibration values	. 27
Table 6.	Timer feature comparison	. 29
Table 7.	I2C implementation	
Table 8.	USART/UART/LPUART features	35
Table 9.	SAI implementation for the features implementation	. 37
Table 10.	Legend/abbreviations used in the pinout table	41
Table 11.	STM32GBK1CB pin definition	42
Table 12.	Alternate function	47
Table 13.	Voltage characteristics	52
Table 14.	Current characteristics	53
Table 15.	Thermal characteristics	53
Table 16.	General operating conditions	54
Table 17.	Operating conditions at power-up / power-down	55
Table 18.	Embedded reset and power control block characteristics	. 55
Table 19.	Embedded internal voltage reference	. 57
Table 20.	Current consumption in Run and Low-power run modes, code with data	
	processing running from Flash in single Bank, ART enable (Cache ON Prefetch OFF)	59
Table 21.	Current consumption in Run and Low-power run modes,	
	code with data processing running from Flash in single Bank, ART disable	61
Table 22.	Current consumption in Run and Low-power run modes,	
	code with data processing running from SRAM1	63
Table 23.	Typical current consumption in Run and Low-power run modes, with different codes	
	running from Flash, ART enable (Cache ON Prefetch OFF)	65
Table 24.	Typical current consumption in Run and Low-power run modes,	
	with different codes running from Flash, ART disable	66
Table 25.	Typical current consumption in Run and Low-power run modes, with different codes	
	running from SRAM1	67
Table 26.	Typical current consumption in Run and Low-power run modes, with different codes	
	running from SRAM2	68
Table 27.	Typical current consumption in Run and Low-power run modes, with different codes	
	running from CCM	
Table 28.	Current consumption in Sleep and Low-power sleep mode Flash ON	70
Table 29.	Current consumption in low-power sleep modes, Flash in power-down	. 71
Table 30.	Current consumption in Stop 1 mode	72
Table 31.	Current consumption in Stop 0 mode	72
Table 32.	Current consumption in Standby mode	
Table 33.	Current consumption in Shutdown mode	. 75
Table 34.	Peripheral current consumption	
Table 35.	Low-power mode wakeup timings	81
Table 36.	Regulator modes transition times	
Table 37.	Wakeup time using USART/LPUART	
Table 38.	High-speed external user clock characteristics	. 82
Table 39.	HSE oscillator characteristics	
Table 40.	HSI16 oscillator characteristics	86



List of tables STM32GBK1CB

Table 41.	HSI48 oscillator characteristics	87
Table 42.	LSI oscillator characteristics	88
Table 43.	PLL characteristics	89
Table 44.	Flash memory characteristics	90
Table 45.	Flash memory endurance and data retention	90
Table 46.	EMS characteristics	91
Table 47.	EMI characteristics	92
Table 48.	ESD absolute maximum ratings	92
Table 49.	Electrical sensitivities	93
Table 50.	I/O current injection susceptibility	93
Table 51.	I/O static characteristics	
Table 52.	Output voltage characteristics	96
Table 53.	I/O (except FT_c) AC characteristics	97
Table 54.	I/O FT_c AC characteristics	98
Table 55.	NRST pin characteristics	99
Table 56.	EXTI input characteristics	
Table 57.	Analog switches booster characteristics	
Table 58.	ADC characteristics	. 101
Table 59.	Maximum ADC RAIN	. 103
Table 60.	ADC accuracy - limited test conditions 1	. 105
Table 61.	ADC accuracy - limited test conditions 2	. 107
Table 62.	ADC accuracy - limited test conditions 3	. 109
Table 63.	DAC 1MSPS characteristics	
Table 64.	DAC 1MSPS accuracy	. 115
Table 65.	DAC 15MSPS characteristics	
Table 66.	DAC 15MSPS accuracy	. 118
Table 67.	COMP characteristics	. 120
Table 68.	OPAMP characteristics	. 121
Table 69.	TS characteristics	
Table 70.	TIMx characteristics	. 125
Table 71.	IWDG min/max timeout period at 32 kHz (LSI)	
Table 72.	WWDG min/max timeout value at 170 MHz (PCLK)	
Table 73.	Minimum I2CCLK frequency in all I2C modes	
Table 74.	I2C analog filter characteristics	
Table 75.	SPI characteristics	. 128
Table 76.	I2S characteristics	
Table 77.	SAI characteristics	. 133
Table 78.	USB electrical characteristics	
Table 79.	USART electrical characteristics	
Table 80.	UCPD characteristics	. 136
Table 81.	LQFP - 48 pins, 7 x 7 mm low-profile quad flat package	
	mechanical data	
Table 82.	Package thermal characteristics	
Table 83.	Ordering information scheme	
Table 84.	Document revision history	. 144



STM32GBK1CB List of figures

List of figures

Figure 1.	STM32GBK1CB block diagram	. 14
Figure 2.	Multi-AHB bus matrix	. 17
Figure 3.	Infrared transmitter	
Figure 4.	STM32GBK1CB LQFP48 pinout	. 40
Figure 5.	Pin loading conditions	. 50
Figure 6.	Pin input voltage	. 50
Figure 7.	Power supply scheme	. 51
Figure 8.	Current consumption measurement	. 52
Figure 9.	VREFINT versus temperature	. 58
Figure 10.	High-speed external clock source AC timing diagram	. 83
Figure 11.	Typical application with an 8 MHz crystal	. 85
Figure 12.	HSI16 frequency versus temperature	. 87
Figure 13.	HSI48 frequency versus temperature	
Figure 14.	I/O input characteristics	. 95
Figure 15.	I/O AC characteristics definition ⁽¹⁾	
Figure 16.	Recommended NRST pin protection	
Figure 17.	ADC accuracy characteristics	111
Figure 18.	Typical connection diagram using the ADC	111
Figure 19.	12-bit buffered / non-buffered DAC	
Figure 20.	VREFOUT_TEMP in case VRS = 00	
Figure 21.	VREFOUT_TEMP in case VRS = 01	
Figure 22.	VREFOUT_TEMP in case VRS = 10	
Figure 23.	OPAMP noise density @ 25°C	
Figure 24.	SPI timing diagram - slave mode and CPHA = 0	
Figure 25.	SPI timing diagram - slave mode and CPHA = 1	
Figure 26.	SPI timing diagram - master mode	
Figure 27.	SAI master timing waveforms	
Figure 28.	SAI slave timing waveforms	
Figure 29.	LQFP - 48 pins, 7 x 7 mm low-profile quad flat package outline	137
Figure 30.	LQFP - 48 pins, 7 x 7 mm low-profile quad flat package	
	recommended footprint	
Figure 31.	LQFP48, 7 x 7 mm, low-profile quad flat package top view example	140



DS12959 Rev 1 9/145

Introduction STM32GBK1CB

1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32GBK1CB microcontroller.

This document should be read in conjunction with the STM32G4 Series reference manual (RM0440). The reference manual is available from the STMicroelectronics website www.st.com.

For information on the $\mathrm{Arm}^{\mathbb{B}(a)}$ $\mathrm{Cortex}^{\mathbb{B}}$ -M4 core, refer to the $\mathrm{Cortex}^{\mathbb{B}}$ -M4 technical reference manual, available from the www.arm.com website.

arm



a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

STM32GBK1CB Description

2 Description

The STM32GBK1CB device is based on the high-performance Arm[®] Cortex[®]-M4 32-bit RISC core. It operates at a frequency of up to 170 MHz.

The Cortex-M4 core features a single-precision floating-point unit (FPU), which supports all the Arm single-precision data-processing instructions and all the data types. It also implements a full set of DSP (digital signal processing) instructions and a memory protection unit (MPU) which enhances the application's security.

This device embeds high-speed memories (128 Kbytes of Flash memory, and 32 Kbytes of SRAM), an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

The device also embeds several protection mechanisms for embedded Flash memory and SRAM: readout protection, write protection, securable memory area and proprietary code readout protection.

The device embeds peripherals allowing mathematical/arithmetic function acceleration (CORDIC for trigonometric functions and FMAC unit for filter functions).

The device offers two fast 12-bit ADCs (5 Msps), four comparators, three operational amplifiers, four DAC channels (2 external and 2 internal), an internal voltage reference buffer, a low-power RTC, one general-purpose 32-bit timers, two 16-bit PWM timers dedicated to motor control, seven general-purpose 16-bit timers, and one 16-bit low-power timer.

The device also features standard and advanced communication interfaces such as:

- Three I2Cs
- Three SPIs multiplexed with two half duplex I2Ss
- Three USARTs, and one low-power UART.
- One FDCAN
- One SAI
- USB device
- UCPD

The device operates in the -40 to +85 °C (+105 °C junction) temperature range from a 1.71 to 3.6 V power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

Some independent power supplies are supported including an analog independent supply input for ADC, DAC, OPAMPs and comparators.



DS12959 Rev 1 11/145

Description STM32GBK1CB

Table 1. STM32GBK1CB features and peripheral counts

	Peripheral	STM32GBK1CB
Flash memory		128 Kbytes
SRAM		32 (16 + 6 + 10) Kbytes
	Advanced motor control	2 (16-bit)
	General purpose	5 (16-bit) 1 (32-bit)
	Basic	2 (16-bit)
Timers	Low power	1 (16-bit)
	SysTick timer	1
	Watchdog timers (independent, window)	2
	PWM channels (all)	30
	PWM channels (except complementary)	23
	SPI(I2S) ⁽¹⁾	3 (2)
	I ² C	3
	USART	3
	UART	0
Comm. interfaces	LPUART	1
	FDCAN	1
	USB device	Yes
	UCPD	Yes
	SAI	Yes
RTC		Yes
Tamper pins		1
Random numb	er generator	Yes
AES		No
CORDIC		Yes
FMAC		Yes
GPIOs		42
Wakeup pins		3
12-bit ADCs Number of channels		2 22
12-bit DAC Number of channels		2 4 (2 external + 2 internal)
Analog compa	rator	4
Operational an	nplifiers	3

STM32GBK1CB Description

Table 1. STM32GBK1CB features and peripheral counts (continued)

Peripheral	STM32GBK1CB
Max. CPU frequency	170 MHz
Operating voltage	1.71 V to 3.6 V
Operating temperature	Ambient operating temperature: -40 to 85 °C
Packages	LQFP48

 $^{1. \}quad \text{The SPI2/3 interfaces can work in an exclusive way in either the SPI mode or the I2S audio mode.} \\$

Description STM32GBK1CB




Figure 1. STM32GBK1CB block diagram

Note: AF: alternate function on I/O pins.

3 Functional overview

3.1 Arm[®] Cortex[®]-M4 core with FPU

The Arm[®] Cortex[®]-M4 with FPU processor is the latest generation of Arm processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of the MCU implementation, with a reduced pin count and with low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The Arm[®] Cortex[®]-M4 with FPU 32-bit RISC processor features an exceptional code-efficiency, delivering the expected high-performance from an Arm core in a memory size usually associated with 8-bit and 16-bit devices.

The processor supports a set of DSP instructions which allows an efficient signal processing and a complex algorithm execution. Its single precision FPU speeds up the software development by using metalanguage development tools to avoid saturation.

With its embedded Arm core, the STM32GBK1CB family is compatible with all Arm tools and software.

Figure 1 shows the general block diagram of the STM32GBK1CB device.

3.2 Adaptive real-time memory accelerator (ART accelerator)

The ART accelerator is a memory accelerator that is optimized for the STM32 industry-standard Arm[®] Cortex[®]-M4 processors. It balances the inherent performance advantage of the Arm[®] Cortex[®]-M4 over Flash memory technologies, which normally requires the processor to wait for the Flash memory at higher frequencies.

3.3 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to the memory and to prevent one task to accidentally corrupt the memory or the resources used by any other active task. This memory area is organized into up to 8 protected areas, which can be divided in up into 8 subareas each. The protection area sizes range between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

3.4 Embedded Flash memory

The STM32GBK1CB device features 128 kbytes of embedded Flash memory which is available for storing programs and data.

Flexible protections can be configured thanks to the option bytes:



DS12959 Rev 1 15/145

 Readout protection (RDP) to protect the whole memory. Three levels of protection are available:

- Level 0: no readout protection
- Level 1: memory readout protection; the Flash memory cannot be read from or written to if either the debug features are connected or the boot in RAM or bootloader are selected
- Level 2: chip readout protection; the debug features (Cortex-M4 JTAG and serial wire), the boot in RAM and the bootloader selection are disabled (JTAG fuse). This selection is irreversible.
- Write protection (WRP): the protected area is protected against erasing and programming.
- Proprietary code readout protection (PCROP): a part of the Flash memory can be
 protected against read and write from third parties. The protected area is execute-only
 and it can only be reached by the STM32 CPU as an instruction code, while all other
 accesses (DMA, debug and CPU data read, write and erase) are strictly prohibited. An
 additional option bit (PCROP_RDP) allows to select if the PCROP area is erased or not
 when the RDP protection is changed from Level 1 to Level 0.
- Securable memory area: a part of Flash memory can be configured by option bytes to be securable. After reset this securable memory area is not secured and it behaves like the remainder of main Flash memory (execute, read, write access). When secured, any access to this securable memory area generates corresponding read/write error. Purpose of the Securable memory area is to protect sensitive code and data (secure keys storage) which can be executed only once at boot, and never again unless a new reset occurs.

The Flash memory embeds the error correction code (ECC) feature supporting:

- Single error detection and correction
- Double error detection
- The address of the ECC fail can be read in the ECC register
- 1 Kbyte (128 double word) OTP (one-time programmable) bytes for user data. The OTP area is available in Bank 1 only. The OTP data cannot be erased and can be written only once.

3.5 Embedded SRAM

STM32GBK1CB device features 32 Kbytes of embedded SRAM. This SRAM is split into three blocks:

- 16 Kbytes mapped at address 0x2000 0000 (SRAM1). The CM4 can access the SRAM1 through the System Bus or through the I-Code/D-Code bus.
- 6 Kbytes mapped at address 0x2000 4000 (SRAM2). The CM4 can access the SRAM2 through the System Bus or through the I-Code/D-Code bus. SRAM2 can be kept in stop and standby modes.
- 10 Kbytes mapped at address 0x1000 0000 (CCM SRAM). It is accessed by the CPU through I-Code/D-Code bus for maximum performance.
 It is also aliased at 0x2000 5800 address to be accessed by all masters (CPU, DMA1, DMA2) through SBUS contiquously to SRAM1 and SRAM2.



3.6 Multi-AHB bus matrix

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs) and the slaves (Flash memory, RAM, AHB and APB peripherals). It also ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.




Figure 2. Multi-AHB bus matrix

3.7 Boot modes

At startup, a BOOT0 pin (or nBOOT0 option bit) and an nBOOT1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The BOOT0 value may come from the PB8-BOOT0 pin or from an nBOOT0 option bit depending on the value of a user nBOOT_SEL option bit to free the GPIO pad if needed.

The boot loader is located in the system memory. It is used to reprogram the Flash memory by using USART, I2C, SPI, and USB through the DFU (device firmware upgrade).

3.8 CORDIC

The CORDIC provides hardware acceleration of certain mathematical functions, notably trigonometric, commonly used in motor control, metering, signal processing and many other applications.

It speeds up the calculation of these functions compared to a software implementation, allowing a lower operating frequency, or freeing up processor cycles in order to perform other tasks.

Cordic features

- 24-bit CORDIC rotation engine
- Circular and Hyperbolic modes
- Rotation and Vectoring modes
- Functions: Sine, Cosine, Sinh, Cosh, Atan, Atan2, Atanh, Modulus, Square root, Natural logarithm
- Programmable precision up to 20-bit
- Fast convergence: 4 bits per clock cycle
- Supports 16-bit and 32-bit fixed point input and output formats
- Low latency AHB slave interface
- Results can be read as soon as ready without polling or interrupt
- DMA read and write channels

3.9 Filter mathematical accelerator (FMAC)

The filter mathematical accelerator unit performs arithmetic operations on vectors. It comprises a multiplier/accumulator (MAC) unit, together with address generation logic, which allows it to index vector elements held in local memory.

The unit includes support for circular buffers on input and output, which allows digital filters to be implemented. Both finite and infinite impulse response filters can be realized.

The unit allows frequent or lengthy filtering operations to be offloaded from the CPU, freeing up the processor for other tasks. In many cases it can accelerate such calculations compared to a software implementation, resulting in a speed-up of time critical tasks.

FMAC features

- 16 x 16-bit multiplier
- 24+2-bit accumulator with addition and subtraction
- 16-bit input and output data
- 256 x 16-bit local memory
- Up to three areas can be defined in memory for data buffers (two input, one output), defined by programmable base address pointers and associated size registers
- Input and output sample buffers can be circular
- Buffer "watermark" feature reduces overhead in interrupt mode
- Filter functions: FIR, IIR (direct form 1)
- AHB slave interface
- DMA read and write data channels

3.10 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator with polynomial value and size.

Among other applications, the CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a mean to verify the Flash memory integrity.

The CRC calculation unit helps to compute a signature of the software during runtime, which can be ulteriorly compared with a reference signature generated at link-time and which can be stored at a given memory location.

3.11 Power supply management

3.11.1 Power supply schemes

The STM32GBK1CB device requires a 1.71 V to 3.6 V V_{DD} operating voltage supply. Several independent supplies, can be provided for specific peripherals:

- V_{DD} = 1.71 V to 3.6 V
 - V_{DD} is the external power supply for the I/Os, the internal regulator and the system analog such as reset, power management and internal clocks. It is provided externally through the VDD pins.
- V_{DDA} = 1.62 V to 3.6 V (see Section 5: Electrical characteristics for the minimum VDDA voltage required for ADC, DAC, COMP, OPAMP, operation).
 - V_{DDA} is the external analog power supply for A/D converters, D/A converters, voltage reference buffer, operational amplifiers and comparators. The V_{DDA} voltage level is independent from the V_{DD} voltage and should preferably be connected to V_{DD} when these peripherals are not used.
- VREF-, VREF+
 - V_{REF+} is the input reference voltage for ADCs and DACs.
 - V_{RFF+} = is double bounded with V_{DDA} .
 - V_{REF-} is double bonded with V_{SSA} .



DS12959 Rev 1 19/145

3.11.2 Power supply supervisor

The device has an integrated ultra-low-power brown-out reset (BOR) active in all modes (except for Shutdown mode). The BOR ensures proper operation of the device after power-on and during power down. The device remains in reset mode when the monitored supply voltage $V_{\rm DD}$ is below a specified threshold, without the need for an external reset circuit.

The lowest BOR level is 1.71 V at power on, and other higher thresholds can be selected through option bytes. The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD} power supply and compares it to the VPVD threshold. An interrupt can be generated when V_{DD} drops below the VPVD threshold and/or when V_{DD} is higher than the VPVD threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

In addition, the device embeds a peripheral voltage monitor which compares the independent supply voltages V_{DDA} , with a fixed threshold in order to ensure that the peripheral is in its functional supply range.

3.11.3 Voltage regulator

Two embedded linear voltage regulators, main regulator (MR) and low-power regulator (LPR), supply most of digital circuitry in the device. The MR is used in Run and Sleep modes. The LPR is used in Low-power run, Low-power sleep and Stop modes. In Standby and Shutdown modes, both regulators are powered down and their outputs set in high-impedance state, such as to bring their current consumption close to zero.

The device supports dynamic voltage scaling to optimize its power consumption in Run mode. the voltage from the main regulator that supplies the logic (VCORE) can be adjusted according to the system's maximum operating frequency.

The main regulator (MR) operates in the following ranges:

- Range 1 boost mode with the CPU running at up to 170 MHz.
- Range 1 normal mode with CPU running at up to 150 MHz.
- Range 2 with a maximum CPU frequency of 26 MHz.

3.11.4 Low-power modes

By default, the microcontroller is in Run mode after system or power Reset. It is up to the user to select one of the low-power modes described below:

- **Sleep mode**: In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.
- Low-power run mode: This mode is achieved with VCORE supplied by the low-power regulator to minimize the regulator's operating current. The code can be executed from SRAM or from Flash, and the CPU frequency is limited to 2 MHz. The peripherals with independent clock can be clocked by HSI16.
- Stop mode: In Stop mode, the device achieves the lowest power consumption while retaining the SRAM and register contents. All clocks in the VCORE domain are stopped. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are disabled. The LSI keep running. The RTC can remain active (Stop mode with RTC, Stop mode without RTC). Some peripherals with wakeup capability can enable the HSI16 RC during Stop mode, so as to get clock for processing the wakeup event.
- **Standby mode:** The Standby mode is used to achieve the lowest power consumption with brown-out reset, BOR. The internal regulator is switched off to power down the



VCORE domain. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are also powered down. The RTC can remain active (Standby mode with RTC, Standby mode without RTC). The BOR always remains active in Standby mode. For each I/O, the software can determine whether a pull-up, a pull-down or no resistor shall be applied to that I/O during Standby mode. Upon entering Standby mode, SRAM and register contents are lost except for registers in the RTC domain and standby circuitry. The device exits Standby mode upon external reset event (NRST pin), IWDG reset event, wakeup event (WKUP pin, configurable rising or falling edge) or RTC event (alarm, periodic wakeup, timestamp, tamper).

• Shutdown mode: The Shutdown mode allows to achieve the lowest power consumption. The internal regulator is switched off to power down the VCORE domain. The PLL, as well as the HSI16 and LSI RC-oscillators and HSE crystal oscillator are also powered down. The RTC can remain active (Shutdown mode with RTC, Shutdown mode without RTC). The BOR is not available in Shutdown mode. No power voltage monitoring is possible in this mode. Therefore, switching to RTC domain is not supported. SRAM and register contents are lost except for registers in the RTC domain. The device exits Shutdown mode upon external reset event (NRST pin), IWDG reset event, wakeup event (WKUP pin, configurable rising or falling edge) or RTC event (alarm, periodic wakeup, timestamp, tamper).

3.11.5 Reset mode

In order to improve the consumption under reset, the I/Os state under and after reset is "analog state" (the I/O schmitt trigger is disabled). In addition, the internal reset pull-up is deactivated when the reset source is internal.



3.12 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep and Stop modes.

Table 2. STM32GBK1CB peripherals interconnect matrix

Interconnect source	Interconnect destination	Interconnect action	Run	Sleep	Low-power run	Stop
	TIMx	Timers synchronization or chaining	Υ	Υ	Υ	-
TIMx	ADCx DACx	Conversion triggers	Υ	Υ	Υ	-
	DMA	Memory to memory transfer trigger	Υ	Υ	Υ	-
	COMPx	Comparator output blanking	Υ	Υ	Υ	-
TIM16/TIM17	IRTIM	Infrared interface output generation	Υ	Υ	Υ	-
COMPx	TIM1, 8 TIM2, 3, 4	Timer input channel, trigger, break from analog signals comparison	Υ	Υ	Υ	-
COIVIFX	LPTIMER1	Low-power timer triggered by analog signals comparison	Υ	Υ	Υ	Υ
ADCx	TIM1, 8	8 Timer triggered by analog watchdog		Υ	Υ	-
RTC	TIM16	Timer input channel from RTC events	Υ	Υ	Υ	-
RIC	LPTIMER1	Low-power timer triggered by RTC alarms or tampers	Υ	Υ	Υ	Υ
All clocks sources (internal and external)	TIM15, 16, 17	Clock source used as input channel for RC measurement and trimming	Υ	Υ	Υ	-
USB	TIM2	Timer triggered by USB SOF	Υ	Υ	-	-
CSS CPU (hard fault) RAM (parity error) Flash memory (ECC error) COMPx PVD	TIM1,8 TIM15,16,17	Timer break	Υ	Υ	Υ	-
	TIMx	External trigger	Υ	Υ	Υ	-
GPIO	LPTIMER1	External trigger	Υ	Υ	Υ	-
-	ADCx DACx	Conversion external trigger	Υ	Υ	Υ	-

3.13 Clocks and startup

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching:** clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management:** to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock source: three different sources can deliver SYSCLK system clock:
 - 4 48 MHz high-speed oscillator with external crystal or ceramic resonator (HSE).
 It can supply clock to system PLL. The HSE can also be configured in bypass mode for an external clock.
 - 16 MHz high-speed internal RC oscillator (HSI16), trimmable by software. It can supply clock to system PLL.
 - System PLL with maximum output frequency of 170 MHz. It can be fed with HSE or HSI16 clocks.
- RC48 with clock recovery system (HSI48): internal HSIRC48 MHz clock source can be used to drive the USB or the RNG peripherals.
- Auxiliary clock source: two ultra-low-power clock sources for the real-time clock (RTC):
 - 32 kHz low-speed internal RC oscillator (LSI) with ±5% accuracy, also used to clock an independent watchdog.
 - HSE/32 to drive RTC clock
- **Peripheral clock sources:** several peripherals (I2S, USART, I2C, LPTimer, ADC, SAI, RNG) have their own clock independent of the system clock.
- Clock security system (CSS): in the event of HSE clock failure, the system clock is automatically switched to HSI16 and, if enabled, a software interrupt is generated.
- Clock-out capability:
 - MCO: microcontroller clock output: it outputs one of the internal clocks for external use by the application
 - LSCO: low speed clock output: it outputs LSI in all low-power modes.

Several prescalers allow to configure the AHB frequency, the High-speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 170 MHz.



DS12959 Rev 1 23/145

3.14 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. Fast I/O toggling can be achieved thanks to their mapping on the AHB2 bus.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

3.15 Direct memory access controller (DMA)

The device embeds 2 DMAs. Refer to *Table 3: DMA implementation* for the features implementation.

Direct memory access (DMA) is used in order to provide a high-speed data transfer between peripherals and memory as well as from memory to memory. Data can be quickly moved by DMA without any CPU actions. This keeps the CPU resources free for other operations.

The two DMA controllers have 12 channels in total, each one dedicated to manage memory access requests from one or more peripherals. Each controller has an arbiter for handling the priority between DMA requests.

The DMA supports:

- 12 independently configurable channels (requests)
 - Each channel is connected to a dedicated hardware DMA request, a software trigger is also supported on each channel. This configuration is done by software.
- Priorities between requests from channels of one DMA are both software programmable (4 levels: very high, high, medium, low) or hardware programmable in case of equality (request 1 has priority over request 2, etc.)
- Independent source and destination transfer size (byte, half word, word), emulating packing and unpacking. Source/destination addresses must be aligned on the data size.
- Support for circular buffer management
- 3 event flags (DMA half transfer, DMA transfer complete and DMA transfer error) logically ORed together in a single interrupt request for each channel
- Memory-to-memory transfer
- Peripheral-to-memory, memory-to-peripheral, and peripheral-to-peripheral transfers
- Access to Flash, SRAM, APB and AHB peripherals as source and destination
- Programmable number of data to be transferred: up to 65536.

Table 3. DMA implementation

DMA features	DMA1	DMA2
Number of regular channels	6	6



3.16 DMA request router (DMAMux)

When a peripheral indicates a request for DMA transfer by setting its DMA request line, the DMA request is pending until it is served and the corresponding DMA request line is reset. The DMA request router allows to route the DMA control lines between the peripherals and the DMA controllers of the product.

An embedded multi-channel DMA request generator can be considered as one of such peripherals. The routing function is ensured by a multi-channel DMA request line multiplexer. Each channel selects a unique set of DMA control lines, unconditionally or synchronously with events on synchronization inputs.

For simplicity, the functional description is limited to DMA request lines. The other DMA control lines are not shown in figures or described in the text. The DMA request generator produces DMA requests following events on DMA request trigger inputs.

3.17 Interrupts and events

3.17.1 Nested vectored interrupt controller (NVIC)

The STM32GBK1CB device embeds a nested vectored interrupt controller which is able to manage 16 priority levels, and to handle up to maskable interrupt channels plus the 16 interrupt lines of the Cortex[®]-M4.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

3.17.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 39 edge detector lines used to generate interrupt/event requests and to wake-up the system from the Stop mode. Each external line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently.

A pending register maintains the status of the interrupt requests. The internal lines are connected to peripherals with wakeup from Stop mode capability. The EXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 42 GPIOs can be connected to the 16 external interrupt lines.

57

DS12959 Rev 1 25/145

3.18 Analog-to-digital converter (ADC)

The device embeds two successive approximation analog-to-digital converters with the following features:

- 12-bit native resolution, with built-in calibration
- 4 Msps maximum conversion rate with full resolution
 - Down to 25 ns sampling time
 - Increased conversion rate for lower resolution (up to 6.66 Msps for 6-bit resolution)
- One external reference pin is available on all packages, allowing the input voltage range to be independent from the power supply
- Single-ended and differential mode inputs
- Low-power design
 - Capable of low-current operation at low conversion rate (consumption decreases linearly with speed)
 - Dual clock domain architecture: ADC speed independent from CPU frequency
- Highly versatile digital interface
 - Single-shot or continuous/discontinuous sequencer-based scan mode: 2 groups of analog signals conversions can be programmed to differentiate background and high-priority real-time conversions
 - Each ADC support multiple trigger inputs for synchronization with on-chip timers and external signals
 - Results stored into a data register or in RAM with DMA controller support
 - Data pre-processing: left/right alignment and per channel offset compensation
 - Built-in oversampling unit for enhanced SNR
 - Channel-wise programmable sampling time
 - Analog watchdog for automatic voltage monitoring, generating interrupts and trigger for selected timers
 - Hardware assistant to prepare the context of the injected channels to allow fast context switching
 - Flexible sample time control
 - Hardware gain and offset compensation

3.18.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{TS} that varies linearly with temperature. The temperature sensor is internally connected to the ADC1_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.



Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = V _{REF+} = 3.0 V (± 10 mV)	0x1FFF 75A8 - 0x1FFF 75A9
TS_CAL2	TS ADC raw data acquired at a temperature of 110 °C (± 5 °C), V _{DDA} = V _{REF+} = 3.0 V (± 10 mV)	0x1FFF 75CA - 0x1FFF 75CB

Table 4. Temperature sensor calibration values

3.18.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (VREFINT) provides a stable (bandgap) voltage output for the ADC and the comparators. The VREFINT is internally connected to the ADC1_IN18 input channel. The precise voltage of VREFINT is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table 5. Internal voltage reference calibration values

Calibration value name	Description	Memory address
VREFINT	Raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = V _{REF+} = 3.0 V (± 10 mV)	0x1FFF 75AA - 0x1FFF 75AB

3.19 Digital to analog converter (DAC)

Four 12 bit DAC channels (2 external buffered and internal unbuffered) can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital interface supports the following features:

- Up to two DAC output channels
- 8-bit or 12-bit output mode
- Buffer offset calibration (factory and user trimming)
- · Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Saw tooth wave generation
- Dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- · External triggers for conversion
- Sample and hold low-power mode, with internal or external capacitor
- Up to 1 Msps for external output and 15 Msps for internal output

The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.



Voltage reference buffer must be always disabled in device VREF+ pin is double bounded with VDDA pin.

3.20 Comparators (COMP)

The STM32GBK1CB device embeds four rail-to-rail comparators with programmable reference voltage (internal or external), hysteresis.

The reference voltage can be one of the following:

- External I/O
- DAC output channels
- Internal reference voltage or submultiple (1/4, 1/2, 3/4).

All comparators can wake up from Stop mode, generate interrupts and breaks for the timers.

3.21 Operational amplifier (OPAMP)

The STM32GBK1CB device embeds three operational amplifiers with external or internal follower routing and PGA capability.

The operational amplifier features:

- 15 MHz bandwidth
- Rail-to-rail input/output
- PGA with a non-inverting gain ranging of 2, 4, 8, 16, 32 or 64 or inverting gain ranging of -1, -3, -7, -15, -31 or -63

3.22 Random number generator (RNG)

All devices embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit.

3.23 Timers and watchdogs

The STM32GBK1CB device includes two advanced motor control timers, six general-purpose timers, two basic timers, one low-power timer, two watchdog timers and a SysTick timer. The table below compares the features of the advanced motor control, general purpose and basic timers.

DMA Capture/ Counter Counter **Prescaler** Complementary Timer type **Timer** request compare resolution type factor outputs generation channels Advanced Any integer Up, 4 motor TIM1 16-bit between 1 and 4 down, Yes control Up/down 65536 Advanced Any integer Up, TIM8 16-bit between 1 and motor down, Yes 3 3 65536 control Up/down Up, Any integer General-TIM2 32-bit down. between 1 and Yes 4 No purpose Up/down 65536 Up, Any integer General-TIM3, TIM4 16-bit down, between 1 and Yes 4 No purpose Up/down 65536 Any integer General-TIM15 16-bit Up between 1 and Yes 2 1 purpose 65536 Any integer General-**TIM16, TIM17** 16-bit Up between 1 and Yes 1 1 purpose 65536 Any integer Basic TIM6, TIM7 16-bit Up between 1 and Yes 0 No 65536

Table 6. Timer feature comparison

3.23.1 Advanced motor control timer (TIM1, TIM8)

The advanced motor control timers can each be seen as a four-phase (TIM1) or a three- phase (TIM8) PWM multiplexed on 8 or 6 channels. They have complementary PWM outputs with programmable inserted dead-times. They can also be seen as complete general-purpose timers.

The 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0-100%)
- One-pulse mode output

In debug mode, the advanced motor control timer counter can be frozen and the PWM outputs disabled in order to turn off any power switches driven by these outputs.



DS12959 Rev 1 29/145

Many features are shared with the general-purpose TIMx timers (described in Section 3.23.2) using the same architecture, so the advanced motor control timers can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

3.23.2 General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16, TIM17)

There are six synchronizable general-purpose timers embedded in the STM32GBK1CB device (see *Table 6* for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

TIM2, TIM3, and TIM4

They are full-featured general-purpose timers:

- TIM2 has a 32-bit auto-reload up/downcounter and 32-bit prescaler
- TIM3 and TIM4 have 16-bit auto-reload up/downcounter and 16-bit prescaler.

These timers feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together, or with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

The counters can be frozen in debug mode.

All have independent DMA request generation and support quadrature encoders.

TIM15, 16 and 17

They are general-purpose timers with mid-range features:

They have 16-bit auto-reload upcounters and 16-bit prescalers.

- TIM15 has 2 channels and 1 complementary channel
- TIM16 and TIM17 have 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

3.23.3 Basic timers (TIM6 and TIM7)

The basic timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit timebases.



3.23.4 Low-power timer (LPTIM1)

The device embeds a low-power timer. This timer has an independent clock and are running in Stop mode if it is clocked by LSI or an external clock. It is able to wakeup the system from Stop mode.

LPTIM1 is active in Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous/ one shot mode
- Selectable software/hardware input trigger
- Selectable clock source
 - Internal clock sources: LSI, HSI16 or APB clock
 - External clock source over LPTIM input (working even with no internal clock source running, used by pulse counter application).
- Programmable digital glitch filter
- Encoder mode

3.23.5 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and an 8-bit prescaler. It is clocked from an independent 32 kHz internal RC (LSI) and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

3.23.6 System window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.23.7 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

3.24 Real-time clock (RTC) and backup registers

The RTC supports the following features:

• Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.

- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event.
- 17-bit auto-reload wakeup timer (WUT) for periodic events with programmable resolution and period.

The RTC clock sources can be:

- The internal low power RC oscillator (LSI, with typical frequency of 32 kHz)
- The high-speed external clock (HSE) divided by 32.

When clocked by the LSI, the RTC is functional in all low-power modes except Shutdown mode.

All RTC events (Alarm, WakeUp Timer, Timestamp) can generate an interrupt and wakeup the device from the low-power modes.

3.25 Tamper and backup registers (TAMP)

- 16 32-bit backup registers, retained in all low-power modes. They can be used to store sensitive data as their content is protected by an tamper detection circuit. They are not reset by a system or power reset, or when the device wakes up from Standby or Shutdown mode.
- One tamper pin for external tamper detection events. The external tamper pins can be configured for edge detection, edge and level, level detection with filtering.
- Five internal tampers events.
- Any tamper detection can generate a RTC timestamp event.
- Any tamper detection erases the backup registers.
- Any tamper detection can generate an interrupt and wake-up the device from all lowpower modes.



3.26 Infrared transmitter

The STM32GBK1CB device provides an infrared transmitter solution. The solution is based on internal connections between TIM16 and TIM17 as shown in the figure below.

TIM17 is used to provide the carrier frequency and TIM16 provides the main signal to be sent. The infrared output signal is available on PB9 or PA13.

To generate the infrared remote control signals, TIM16 channel 1 and TIM17 channel 1 must be properly configured to generate correct waveforms. All standard IR pulse modulation modes can be obtained by programming the two timers output compare channels.




Figure 3. Infrared transmitter

3.27 Inter-integrated circuit interface (I²C)

The device embeds three I2Cs. Refer to *Table 7: I2C implementation* for the features implementation.

The I²C bus interface handles communications between the microcontroller and the serial I²C bus. It controls all I²C bus-specific sequencing, protocol, arbitration and timing.

The I2C peripheral supports:

- I²C-bus specification and user manual rev. 5 compatibility:
 - Slave and master modes, multimaster capability
 - Standard-mode (Sm), with a bitrate up to 100 kbit/s
 - Fast-mode (Fm), with a bitrate up to 400 kbit/s
 - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
 - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
 - Programmable setup and hold times
 - Optional clock stretching
- System management bus (SMBus) specification rev 2.0 compatibility:
 - Hardware PEC (packet error checking) generation and verification with ACK control
 - Address resolution protocol (ARP) support
 - SMBus alert
- Power system management protocol (PMBusTM) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent from the PCLK reprogramming.
- Wakeup from Stop mode on address match
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 7. I2C implementation

I2C features ⁽¹⁾		I2C2	I2C3
Standard-mode (up to 100 kbit/s)	Х	Х	Х
Fast-mode (up to 400 kbit/s)	Х	Х	Х
Fast-mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)	Х	Х	Х
Programmable analog and digital noise filters	Х	Х	Х
SMBus/PMBus hardware support	Х	Х	Х
Independent clock	Х	Х	Х
Wakeup from Stop mode on address match	Х	Х	Х

^{1.} X: supported

3.28 Universal synchronous/asynchronous receiver transmitter (USART)

The STM32GBK1CB device has three embedded universal synchronous receiver transmitters (USART1, USART2 and USART3).

These interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN master/slave capability. They provide hardware management of the CTS and RTS signals, and RS485 driver enable.

The USART1, USART2 and USART3 also provide a Smartcard mode (ISO 7816 compliant) and an SPI-like communication capability.

The USART comes with a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO mode is enabled by software and is disabled by default.

All USART have a clock domain independent from the CPU clock, allowing the USARTx (x=1,2,3) to wake up the MCU from Stop mode. The wakeup from Stop mode can be done on:

- Start bit detection
- Any received data frame
- A specific programmed data frame
- Some specific TXFIFO/RXFIFO status interrupts when FIFO mode is enabled

All USART interfaces can be served by the DMA controller.

Table 8. USART/UART/LPUART features

USART modes/features ⁽¹⁾	USART1	USART2	USART3	LPUART1
Hardware flow control for modem	Х	Х	Х	Х
Continuous communication using DMA	Х	Х	Х	Х
Multiprocessor communication	Х	Х	Х	Х
Synchronous mode	Х	Х	Х	-
Smartcard mode	Х	Х	Х	-
Single-wire half-duplex communication	Х	Х	Х	Х
IrDA SIR ENDEC block	Х	Х	Х	-
LIN mode	Х	Х	Х	-
Dual clock domain	Х	Х	Х	Х
Wakeup from Stop mode	Х	Х	Х	Х
Receiver timeout interrupt	Х	Х	Х	-
Modbus communication	Х	Х	Х	-
Auto baud rate detection	X (4 modes) -			
Driver Enable	Х	Х	Х	Х
LPUART/USART data length	7, 8 and 9 bits			
Tx/Rx FIFO	X			
Tx/Rx FIFO size	8			



1. X = supported.

3.29 Low-power universal asynchronous receiver transmitter (LPUART)

The STM32GBK1CB device embeds one Low-Power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half-duplex single-wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART comes with a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO mode is enabled by software and is disabled by default. It has a clock domain independent from the CPU clock, and can wakeup the system from Stop mode. The wake up from Stop mode can be done on:

- Start bit detection
- Any received data frame
- A specific programmed data frame
- Some specific TXFIFO/RXFIFO status interrupts when FIFO mode is enabled

The LPUART interface can be served by the DMA controller.

3.30 Serial peripheral interface (SPI)

Three SPI interfaces allow communication up to 75 Mbits/s in master and up to 41 Mbits/s in slave, half-duplex, full-duplex and simplex modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits. The SPI interfaces support NSS pulse mode, TI mode and hardware CRC calculation.

Two standard I²S interfaces (multiplexed with SPI2 and SPI3) supporting four different audio standards can operate as master or slave at half-duplex communication modes. They can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by 8-bit programmable linear prescaler. When operating in master mode it can output a clock for an external audio component at 256 times the sampling frequency.

All SPI interfaces can be served by the DMA controller.

3.31 Serial audio interfaces (SAI)

The device embeds 1 SAI. The SAI bus interface handles communications between the microcontroller and the serial audio protocol.



STM32GBK1CB Functional overview

3.31.1 SAI peripheral supports

• Two independent audio sub-blocks which can be transmitters or receivers with their respective FIFO.

- 8-word integrated FIFOs for each audio sub-block.
- Synchronous or asynchronous mode between the audio sub-blocks.
- Master or slave configuration independent for both audio sub-blocks.
- Clock generator for each audio block to target independent audio frequency sampling when both audio sub-blocks are configured in master mode.
- Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit.
- Peripheral with large configurability and flexibility allowing to target as example the following audio protocol: I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97 and SPDIF out.
- Up to 16 slots available with configurable size and with the possibility to select which
 ones are active in the audio frame.
- Number of bits by frame may be configurable.
- Frame synchronization active level configurable (offset, bit length, level).
- First active bit position in the slot is configurable.
- LSB first or MSB first for data transfer.
- Mute mode.
- Stereo/Mono audio frame capability.
- Communication clock strobing edge configurable (SCK).
- Error flags with associated interrupts if enabled respectively. Overrun and underrun detection. – Anticipated frame synchronization signal detection in slave mode. – Late frame synchronization signal detection in slave mode. – Codec not ready for the AC'97 mode in reception.
- Interruption sources when enabled: Errors. FIFO requests.
- DMA interface with 2 dedicated channels to handle access to the dedicated integrated FIFO of each SAI audio sub-block.

Table 9. SAI implementation for the features implementation

SAI features	Support ⁽¹⁾
I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97	Х
Mute mode	Х
Stereo/Mono audio frame capability	Х
16 slots	Х
Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit	Х
FIFO size	X (8 word)
SPDIF	Х

^{1.} X: supported.



Functional overview STM32GBK1CB

3.32 Controller area network (FDCAN1)

The controller area network (CAN) subsystem consists of one CAN module and message RAM memory.

The CAN module (FDCAN) is compliant with ISO 11898-1 (CAN protocol specification version 2.0 part A, B) and CAN FD protocol specification version 1.0.

A 1-Kbyte message RAM memory implements filters, receive FIFOs, receive buffers, transmit event FIFOs, transmit buffers.

3.33 Universal serial bus (USB)

The STM32GBK1CB device embeds a full-speed USB device peripheral compliant with the USB specification version 2.0. The internal USB PHY supports USB FS signaling, embedded DP pull-up and also battery charging detection according to Battery Charging Specification Revision 1.2. The USB interface implements a full-speed (12 Mbit/s) function interface with added support for USB 2.0 Link Power Management. It has software-configurable endpoint setting with packet memory up-to 1 Kbyte and suspend/resume support. It requires a precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use a HSE crystal oscillator) or by the internal 48 MHz oscillator in automatic trimming mode. The synchronization for this oscillator can be taken from the USB data stream itself (SOF signalization) which allows crystal less operation.

3.34 USB Type-C™ / USB Power Delivery controller (UCPD)

The device embeds one controller (UCPD) compliant with USB Type-C Rev. 1.2 and USB Power Delivery Rev. 3.0 specifications.

The controller uses specific I/Os supporting the USB Type-C and USB Power Delivery requirements, featuring:

- USB Type-C pull-up (Rp, all values) and pull-down (Rd) resistors
- "Dead battery" support
- USB Power Delivery message transmission and reception
- FRS (fast role swap) support

The digital controller handles notably:

- USB Type-C level detection with de-bounce, generating interrupts
- FRS detection, generating an interrupt
- Byte-level interface for USB Power Delivery payload, generating interrupts (DMA compatible)
- USB Power Delivery timing dividers (including a clock pre-scaler)
- CRC generation/checking
- 4b5b encode/decode
- Ordered sets (with a programmable ordered set mask at receive)
- Frequency recovery in receiver during preamble

The interface offers low-power operation compatible with Stop mode, maintaining the capacity to detect incoming USB Power Delivery messages and FRS signaling.



STM32GBK1CB Functional overview

3.35 Clock recovery system (CRS)

The device embeds a special block which allows automatic trimming of the internal 48 MHz oscillator to guarantee its optimal accuracy over the whole device operational range. This automatic trimming is based on the external synchronization signal, which could be either derived from USB SOF signalization, from an external signal on CRS_SYNC pin or generated by user software. For faster lock-in during startup it is also possible to combine automatic trimming with manual trimming action.

3.36 Development support

3.36.1 Serial wire JTAG debug port (SWJ-DP)

The Arm SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.




DS12959 Rev 1 39/145

4 Pinouts and pin description

4.1 LQFP48 pinout description

Figure 4. STM32GBK1CB LQFP48 pinout



1. The above figure shows the package top view

4.2 Pin definition

Table 10. Legend/abbreviations used in the pinout table

Name	Abbreviation	Definition
Pin name		specified in brackets below the pin name, the pin function during and after as the actual pin name
	S	Supply pin
Pin type	I	Input only pin
	I/O	Input / output pin
	FT	5 V tolerant I/O
	TT	3.6 V tolerant I/O
	В	Dedicated BOOT0 pin
	NRST	Bidirectional reset pin with embedded weak pull-up resistor
I/O otruoturo		Option for TT or FT I/Os
I/O structure	_a ⁽¹⁾	I/O, with Analog switch function supplied by V _{DDA}
	_c	I/O, USB Type-C PD capable
	_d	I/O, USB Type-C PD Dead Battery function
	_f ⁽²⁾	I/O, Fm+ capable
	_u ⁽³⁾	I/O, with USB function
Notes	Unless otherwise	specified by a note, all I/Os are set as floating inputs during and after reset
	Alternate functions	Functions selected through GPIOx_AFR registers
Pin functions	Additional functions	Functions directly selected/enabled through peripheral registers

^{1.} The related I/O structures in *Table 11* are: FT_a, FT_fa, TT_a.

^{2.} The related I/O structures in *Table 11* are: FT_f, FT_fa.

^{3.} The related I/O structures in *Table 11* are FT_u.

Table 11. STM32GBK1CB pin definition⁽¹⁾

Pin Number			ē							
LQFP48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions				
1	PF0-OSC_IN	I	FT_f	-	I2C2_SDA, SPI2_NSS/ I2S2_WS, TIM1_CH3N, EVENTOUT	ADC1_IN10, OSC_IN				
2	PF1-OSC_OUT	0	FT	1	SPI2_SCK/ I2S2_CK, EVENTOUT	ADC2_IN10, COMP3_INM, OSC_OUT				
3	PG10-NRST	I/O	FT	ı	MCO, EVENTOUT	NRST				
4	PC0	I/O	FT_a	-	LPTIM1_IN1, TIM1_CH1, LPUART1_RX, EVENTOUT	ADC12_IN6, COMP3_INM				
5	PC1	I/O	TT	-	LPTIM1_OUT, TIM1_CH2, LPUART1_TX, SAI1_SD_A, EVENTOUT	ADC12_IN7, COMP3_INP				
6	PC2	I/O	FT_a	-	LPTIM1_IN2, TIM1_CH3, COMP3_OUT, EVENTOUT	ADC12_IN8				
7	PC3	I/O	FT_a	-	LPTIM1_ETR, TIM1_CH4, SAI1_D1, TIM1_BKIN2, SAI1_SD_A, EVENTOUT	ADC12_IN9				
8	PA0	I/O	TT	-	TIM2_CH1, USART2_CTS, COMP1_OUT, TIM8_BKIN, TIM8_ETR, TIM2_ETR, EVENTOUT	ADC12_IN1, COMP1_INM, COMP3_INP, RTC_TAMP2, WKUP1				
9	PA1	I/O	TT	-	RTC_REFIN, TIM2_CH2, USART2_RTS_DE, TIM15_CH1N, EVENTOUT	ADC12_IN2, COMP1_INP, OPAMP1_VINP, OPAMP3_VINP				
10	PA2	I/O	TT	1	TIM2_CH3, USART2_TX, COMP2_OUT, TIM15_CH1, LPUART1_TX, UCPD1_FRSTX, EVENTOUT	ADC1_IN3, COMP2_INM, OPAMP1_VOUT, WKUP4/ LSCO				
11	PA3	I/O	TT	ı	TIM2_CH4, SAI1_CK1, USART2_RX, TIM15_CH2, LPUART1_RX, SAI1_MCLK_A, EVENTOUT	ADC1_IN4, COMP2_INP, OPAMP1_VINM/OPAMP1_VIN P				
12	PA4	I/O	TT	-	TIM3_CH2, SPI1_NSS, SPI3_NSS/ I2S3_WS, USART2_CK, SAI1_FS_B, EVENTOUT	ADC2_IN17, DAC1_OUT1, COMP1_INM				



Table 11. STM32GBK1CB pin definition⁽¹⁾ (continued)

					Tob pili dell'illion / (continu	
Pin Number			ē			
LQFP48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
13	PA5	I/O	TT	-	TIM2_CH1, TIM2_ETR, SPI1_SCK, UCPD1_FRSTX, EVENTOUT	ADC2_IN13, DAC1_OUT2, COMP2_INM, OPAMP2_VINM
14	PA6	I/O	TT	-	TIM16_CH1, TIM3_CH1, TIM8_BKIN, SPI1_MISO, TIM1_BKIN, COMP1_OUT, LPUART1_CTS, EVENTOUT	ADC2_IN3, OPAMP2_VOUT
15	PA7	I/O	TT	-	TIM17_CH1, TIM3_CH2, TIM8_CH1N, SPI1_MOSI, TIM1_CH1N, COMP2_OUT, UCPD1_FRSTX, EVENTOUT	ADC2_IN4, COMP2_INP, OPAMP1_VINP, OPAMP2_VINP
16	PC5	I/O	TT	-	TIM15_BKIN, SAI1_D3, TIM1_CH4N, USART1_RX, EVENTOUT	ADC2_IN11, OPAMP1_VINM, OPAMP2_VINM, WKUP5
17	PB0	I/O	TT	-	TIM3_CH3, TIM8_CH2N, TIM1_CH2N, UCPD1_FRSTX, EVENTOUT	ADC1_IN15, COMP4_INP, OPAMP2_VINP, OPAMP3_VINP
18	PB1	I/O	TT	ı	TIM3_CH4, TIM8_CH3N, TIM1_CH3N, COMP4_OUT, LPUART1_RTS_DE, EVENTOUT	ADC1_IN12, COMP1_INP, OPAMP3_VOUT
19	PB2	I/O	TT	-	RTC_OUT2, LPTIM1_OUT, I2C3_SMBA, EVENTOUT	ADC2_IN12, COMP4_INM, OPAMP3_VINM
20	VSSA	S	-	-	-	-
21	VDDA	S	-	-	-	-
22	PB10	I/O	TT	-	TIM2_CH3, USART3_TX, LPUART1_RX, TIM1_BKIN, SAI1_SCK_A, EVENTOUT	OPAMP3_VINM
23	VSS	S	-	-	-	-
24	VDD	S	-	-	-	-
25	PB11	I/O	FT_a	-	TIM2_CH4, USART3_RX, LPUART1_TX, EVENTOUT	ADC12_IN14
26	PB12	I/O	FT_a	-	I2C2_SMBA, SPI2_NSS/ I2S2_WS, TIM1_BKIN, USART3_CK, LPUART1_RTS_DE, EVENTOUT	ADC1_IN11
27	PB13	I/O	TT	-	SPI2_SCK/I2S2_CK, TIM1_CH1N, USART3_CTS, LPUART1_CTS, EVENTOUT	OPAMP3_VINP
28	PB14	I/O	TT	-	TIM15_CH1, SPI2_MISO, TIM1_CH2N, USART3_RTS_DE, COMP4_OUT, EVENTOUT	ADC1_IN5, OPAMP2_VINP



Table 11. STM32GBK1CB pin definition⁽¹⁾ (continued)

	Table 11. STM32GBK1CB pin definition(1) (continued)										
Pin Number			re								
LQFP48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions					
29	PB15	I/O	FT_a	-	RTC_REFIN, TIM15_CH2, TIM15_CH1N, COMP3_OUT, TIM1_CH3N, SPI2_MOSI/ I2S2_SD, EVENTOUT	ADC2_IN15					
30	PC6	I/O	FT	ı	TIM3_CH1, TIM8_CH1, I2S2_MCK, EVENTOUT	-					
31	PC7	I/O	FT	ı	TIM3_CH2, TIM8_CH2, I2S3_MCK, EVENTOUT	-					
32	PA8	I/O	тт	-	MCO, I2C3_SCL, I2C2_SDA, I2S2_MCK, TIM1_CH1, USART1_CK, TIM4_ETR, SAI1_CK2, SAI1_SCK_A, EVENTOUT	-					
33	PA9	I/O	FT_fa	-	I2C3_SMBA, I2C2_SCL, I2S3_MCK, TIM1_CH2, USART1_TX, TIM15_BKIN, TIM2_CH3, SAI1_FS_A, EVENTOUT	UCPD1_DBCC1					
34	PA10	I/O	FT_da	ı	TIM17_BKIN, USB_CRS_SYNC, I2C2_SMBA, SPI2_MISO, TIM1_CH3, USART1_RX, TIM2_CH4, TIM8_BKIN, SAI1_D1, SAI1_SD_A, EVENTOUT	UCPD1_DBCC2					
35	PA11	I/O	FT	ı	SPI2_MOSI/ I2S2_SD, TIM1_CH1N, USART1_CTS, COMP1_OUT, FDCAN1_RX, TIM4_CH1, TIM1_CH4, TIM1_BKIN2, EVENTOUT	USB_DM					
36	PA12	I/O	FT	-	TIM16_CH1, I2SCKIN, TIM1_CH2N, USART1_RTS_DE, COMP2_OUT, FDCAN1_TX, TIM4_CH2, TIM1_ETR, EVENTOUT	USB_DP					

Table 11. STM32GBK1CB pin definition⁽¹⁾ (continued)

		1			K1CB pin definition(**) (continue	- · · · · · · · · · · · · · · · · · · ·
Pin Number	mber					
LQFP48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
37	PA13	I/O	FT_f	(2)	SWDIO-JTMS, TIM16_CH1N, I2C1_SCL, IR_OUT, USART3_CTS, TIM4_CH3, SAI1_SD_B, EVENTOUT	-
38	PA14	I/O	FT_f	(2)	SWCLK-JTCK, LPTIM1_OUT, I2C1_SDA, TIM8_CH2, TIM1_BKIN, USART2_TX, SAI1_FS_B, EVENTOUT	-
39	PA15	I/O	FT_f	(2)	JTDI, TIM2_CH1, TIM8_CH1, I2C1_SCL, SPI1_NSS, SPI3_NSS/ I2S3_WS, USART2_RX, TIM1_BKIN, TIM2_ETR, EVENTOUT	-
40	PB3	I/O	FT	(2)	JTDO-TRACESWO, TIM2_CH2, TIM4_ETR, USB_CRS_SYNC, TIM8_CH1N, SPI1_SCK, SPI3_SCK/ I2S3_CK, USART2_TX, TIM3_ETR, SAI1_SCK_B, EVENTOUT	-
41	PB4	I/O	FT	(2)	JTRST, TIM16_CH1, TIM3_CH1, TIM8_CH2N, SPI1_MISO, SPI3_MISO, USART2_RX, TIM17_BKIN, SAI1_MCLK_B, EVENTOUT	UCPD1_CC2
42	PB5	I/O	FT_f	-	TIM16_BKIN, TIM3_CH2, TIM8_CH3N, I2C1_SMBA, SPI1_MOSI, SPI3_MOSI/ I2S3_SD, USART2_CK, I2C3_SDA, TIM17_CH1, LPTIM1_IN1, SAI1_SD_B, EVENTOUT	-



Table 11. STM32GBK1CB pin definition⁽¹⁾ (continued)

			. •		K 100 pin deminion. / (continu	
Pin Number		Ф	ure			
LQFP48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
43	PB6	I/O	FT_f	-	TIM16_CH1N, TIM4_CH1, TIM8_CH1, TIM8_ETR, USART1_TX, COMP4_OUT, TIM8_BKIN2, LPTIM1_ETR, SAI1_FS_B, EVENTOUT	UCPD1_CC1
44	PB7	I/O	FT_f	1	TIM17_CH1N, TIM4_CH2, I2C1_SDA, TIM8_BKIN, USART1_RX, COMP3_OUT, TIM3_CH4, LPTIM1_IN2, EVENTOUT	PVD_IN
45	PB8-BOOT0	I/O	FT_f	(3)	TIM16_CH1, TIM4_CH3, SAI1_CK1, I2C1_SCL, USART3_RX, COMP1_OUT, FDCAN1_RX, TIM8_CH2, TIM1_BKIN, SAI1_MCLK_A, EVENTOUT	,
46	PB9	I/O	FT_f	-	TIM17_CH1, TIM4_CH4, SAI1_D2, I2C1_SDA, IR_OUT, USART3_TX, COMP2_OUT, FDCAN1_TX, TIM8_CH3, TIM1_CH3N, SAI1_FS_A, EVENTOUT	-
47	VSS	S	-	-	-	-
48	VDD	S	-	-	-	-

^{1.} Function availability depends on the chosen device.

^{2.} After reset, these pins are configured as JTAG/SW debug alternate functions, and the internal pull-up on PA15, PA13, PB4 pins and the internal pull-down on PA14 pin are activated.

^{3.} It is recommended to set PB8 in another mode (different from analog mode) after startup to limit consumption if the pin is left unconnected.

4.3 Alternate functions

Table 12. Alternate function

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	LPTIM1/TI M2/5/15/1 6/17	I2C3/TIM1/ 2/3/4/8/15/ GPCOMP1	I2C3/SAI1/ USB/TIM8/ 15/ GPCOMP3	I2C1/2/3/ TIM1/8/16/ 17	SPI1/2/3/ I2S2/3/ /TIM8/ Infrared	SPI2/3/ I2S2/3/ TIM1/8/ Infrared	USART1/2/ 3/FDCAN1	I2C3/4/ LPUART1/ GPCOMP1/ 2/3	TIM1/8/15/ FDCAN1	TIM2/3/4/8/ 17	LPTIM1/TI M1/8/FDCA N1	LPUART1/ SAI1/TIM1	SAI1/ OPAMP2	SAI1/TIM2/ 15/ UCPD1	EVENT
	PA0	-	TIM2_ CH1	-	-	-	-	-	USART2_ CTS	COMP1_ OUT	TIM8_BKIN	TIM8_ETR	-	-	-	TIM2_ETR	EVENT OUT
	PA1	RTC_ REFIN	TIM2_ CH2	-	-	-	-	-	USART2_ RTS_DE	-	TIM15_ CH1N	-	-	-	-	-	EVENT OUT
	PA2	-	TIM2_ CH3	-	-	-	-	-	USART2_ TX	COMP2_ OUT	TIM15_ CH1	-	-	LPUART1_ TX	-	UCPD1_ FRSTX	EVENT OUT
	PA3	-	TIM2_ CH4	-	SAI1_CK1	-	-	-	USART2_ RX	-	TIM15_ CH2	-	-	LPUART1_ RX	SAI1_ MCLK_A	-	EVENT OUT
	PA4	-	-	TIM3_CH2	-	-	SPI1_NSS	SPI3_NSS/ I2S3_WS	USART2_ CK	-	-	-	-	-	SAI1_FS_B	-	EVENT OUT
	PA5	-	TIM2_ CH1	TIM2_ETR	-	-	SPI1_SCK	-	-	-	-	-	-	-	-	UCPD1_ FRSTX	EVENT OUT
	PA6	-	TIM16_ CH1	TIM3_CH1	-	TIM8_BKIN	SPI1_MISO	TIM1_BKIN	-	COMP1_ OUT	-	-	-	LPUART1_ CTS	-	-	EVENT OUT
	PA7	-	TIM17_ CH1	TIM3_CH2	-	TIM8_ CH1N	SPI1_MOSI	TIM1_ CH1N	-	COMP2_ OUT	-	-	-	-	-	UCPD1_ FRSTX	EVENT OUT
Port A	PA8	МСО	-	I2C3_SCL	-	I2C2_SDA	I2S2_MCK	TIM1_CH1	USART1_ CK	-	-	TIM4_ETR	-	SAI1_CK2	-	SAI1_ SCK_A	EVENT OUT
	PA9	-	-	I2C3_ SMBA	-	I2C2_SCL	I2S3_MCK	TIM1_CH2	USART1_ TX	-	TIM15_ BKIN	TIM2_CH3	-	-	-	SAI1_FS_A	EVENT OUT
	PA10	-	TIM17_ BKIN	-	USB_ CRS_SYNC	I2C2_ SMBA	SPI2_MISO	TIM1_CH3	USART1_ RX	-	-	TIM2_CH4	TIM8_BKIN	SAI1_D1	-	SAI1_SD_ A	EVENT OUT
	PA11	-	-	-	-	-	SPI2_MOSI /I2S2_SD	TIM1_ CH1N	USART1_ CTS	COMP1_ OUT	FDCAN1_R X	TIM4_CH1	TIM1_CH4	TIM1_ BKIN2	-	-	EVENT OUT
	PA12	-	TIM16_ CH1	-	-	-	I2SCKIN	TIM1_ CH2N	USART1_ RTS_DE	COMP2_ OUT	FDCAN1_T	TIM4_CH2	TIM1_ETR	-	-	-	EVENT OUT
	PA13	SWDIO- JTMS	TIM16_ CH1N	-	-	I2C1_SCL	IR_OUT	-	USART3_ CTS	-	-	TIM4_CH3	-	-	SAI1_SD_ B	-	EVENT OUT
	PA14	SWCLK- JTCK	LPTIM1_ OUT	-	-	I2C1_SDA	TIM8_CH2	TIM1_BKIN	USART2_ TX	-	-	-	-	-	SAI1_FS_B	-	EVENT OUT
	PA15	JTDI	TIM2_ CH1	TIM8_CH1	-	I2C1_SCL	SPI1_NSS	SPI3_NSS/ I2S3_WS	USART2_ RX	-	TIM1_BKIN	-	-	-	-	TIM2_ETR	EVENT OUT

Pinouts and pin description

Table 12. Alternate function (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	LPTIM1/TI M2/5/15/1 6/17	12C3/TIM1/ 2/3/4/8/15/ GPCOMP1	I2C3/SAI1/ USB/TIM8/ 15/ GPCOMP3	I2C1/2/3/ TIM1/8/16/ 17	SPI1/2/3/ I2S2/3/ /TIM8/ Infrared	SPI2/3/ I2S2/3/ TIM1/8/ Infrared	USART1/2/ 3/FDCAN1	I2C3/4/ LPUART1/ GPCOMP1/ 2/3	TIM1/8/15/ FDCAN1	TIM2/3/4/8/ 17	LPTIM1/TI M1/8/FDCA N1	LPUART1/ SAI1/TIM1	SAI1/ OPAMP2	SAI1/TIM2/ 15/ UCPD1	EVENT
	PB0	-	-	TIM3_CH3	-	TIM8_ CH2N	-	TIM1_ CH2N	-	-	-	-	-	-	-	UCPD1_FR STX	EVENT OUT
	PB1	-	-	TIM3_CH4	-	TIM8_ CH3N	-	TIM1_ CH3N	-	COMP4_ OUT	-	-	-	LPUART1_ RTS_DE	-	-	EVENT OUT
	PB2	RTC_OUT2	LPTIM1_ OUT	-	-	I2C3_ SMBA	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PB3	JTDO- TRACESWO	TIM2_ CH2	TIM4_ETR	USB_CRS_ SYNC	TIM8_ CH1N	SPI1_SCK	SPI3_SCK/ I2S3_CK	USART2_ TX	-	-	TIM3_ETR	-	-	-	SAI1_SCK _B	EVENT OUT
	PB4	JTRST	TIM16_ CH1	TIM3_CH1	-	TIM8_ CH2N	SPI1_MISO	SPI3_MISO	USART2_ RX	-	-	TIM17_ BKIN	-	-	-	SAI1_ MCLK_B	EVENT OUT
	PB5	-	TIM16_ BKIN	TIM3_CH2	TIM8_ CH3N	I2C1_ SMBA	SPI1_MOSI	SPI3_MOSI /I2S3_SD	USART2_ CK	I2C3_SDA	-	TIM17_ CH1	LPTIM1_ IN1	SAI1_SD_ B	-	-	EVENT OUT
	PB6	-	TIM16_ CH1N	TIM4_CH1	-	-	TIM8_CH1	TIM8_ETR	USART1_ TX	COMP4_ OUT	-	TIM8_ BKIN2	LPTIM1_ ETR	-	-	SAI1_FS_B	EVENT OUT
rt B	PB7	-	TIM17_ CH1N	TIM4_CH2	-	I2C1_SDA	TIM8_BKIN	-	USART1_ RX	COMP3_ OUT	-	TIM3_CH4	LPTIM1_ IN2	-	-	-	EVENT OUT
Port	PB8	-	TIM16_ CH1	TIM4_CH3	SAI1_CK1	I2C1_SCL	-	-	USART3_ RX	COMP1_ OUT	FDCAN1_R X	TIM8_CH2	-	TIM1_BKIN	-	SAI1_ MCLK_A	EVENT OUT
	PB9	-	TIM17_ CH1	TIM4_CH4	SAI1_D2	I2C1_SDA	-	IR_OUT	USART3_ TX	COMP2_ OUT	FDCAN1_T X	TIM8_CH3	-	TIM1_ CH3N	-	SAI1_FS_A	EVENT OUT
	PB10	-	TIM2_ CH3	-	-	-	-	-	USART3_ TX	LPUART1_ RX	-	-	-	TIM1_BKIN	-	SAI1_ SCK_A	EVENT OUT
	PB11	-	TIM2_ CH4	-	-	-	-	-	USART3_ RX	LPUART1_ TX	-	-	-	-	-	-	EVENT OUT
	PB12	-	-	-	-	I2C2_ SMBA	SPI2_NSS/ I2S2_WS	TIM1_BKIN	USART3_ CK	LPUART1_ RTS_DE	-	-	-	-	-	-	EVENT OUT
	PB13	-	-	-	-	-	SPI2_SCK/ I2S2_CK	TIM1_ CH1N	USART3_ CTS	LPUART1_ CTS	-	=	-	-	-	-	EVENT OUT
	PB14	-	TIM15_ CH1	-	-	-	SPI2_MISO	TIM1_ CH2N	USART3_ RTS_DE	COMP4_ OUT	-	-	-	-	-	-	EVENT OUT
	PB15	RTC_REFIN	TIM15_ CH2	TIM15_ CH1N	COMP3_ OUT	TIM1_ CH3N	SPI2_MOSI /I2S2_SD	-	-	-	-	-	-	-	-	-	EVENT OUT





Table 12. Alternate function (continued)

_																	
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	LPTIM1/TI M2/5/15/1 6/17	12C3/TIM1/ 2/3/4/8/15/ GPCOMP1	I2C3/SAI1/ USB/TIM8/ 15/ GPCOMP3	I2C1/2/3/ TIM1/8/16/ 17	SPI1/2/3/ I2S2/3/ /TIM8/ Infrared	SPI2/3/ I2S2/3/ TIM1/8/ Infrared	USART1/2/ 3/FDCAN1	I2C3/4/ LPUART1/ GPCOMP1/ 2/3	TIM1/8/15/ FDCAN1	TIM2/3/4/8/ 17	LPTIM1/TI M1/8/FDCA N1	LPUART1/ SAI1/TIM1	SAI1/ OPAMP2	SAI1/TIM2/ 15/ UCPD1	EVENT
	PC0	-	LPTIM1_ IN1	TIM1_CH1	-	-	-	-	-	LPUART1_ RX	-	-	-	-	-	-	EVENT OUT
	PC1	-	LPTIM1_ OUT	TIM1_CH2	-	-	-	-	-	LPUART1_ TX	-	-	-	-	SAI1_SD_ A	-	EVENT OUT
	PC2	-	LPTIM1_ IN2	TIM1_CH3	COMP3_ OUT	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PC3	-	LPTIM1_ ETR	TIM1_CH4	SAI1_D1	-	-	TIM1_ BKIN2	-	-	-	-	-	-	SAI1_SD_ A	-	EVENT OUT
	PC5	-	-	TIM15_ BKIN	SAI1_D3	-	-	TIM1_ CH4N	USART1_ RX	-	-	-	-	-	-	-	EVENT OUT
	PC6	-	-	TIM3_CH1	-	TIM8_ CH1	-	I2S2_MCK	-	-	-	-	-	-	-	-	EVENT OUT
	PC7	-	-	TIM3_CH2	-	TIM8_ CH2	-	12S3_MCK	-	-	-	-	-	-	-	-	EVENT OUT
L	PF0	1	-	1	1	I2C2_ SDA	SPI2_NSS/ I2S2_WS	TIM1_ CH3N	1	1	1	1	-	1	-	1	EVENT OUT
ď	PF1	1	-	1	1	1	SPI2_SCK/ I2S2_CK	1	1	-	-	1	-	1	-	1	EVENT OUT
1	PG10	MCO	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT

Electrical characteristics STM32GBK1CB

5 Electrical characteristics

5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

5.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

5.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = V_{DDA} = 3$ V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

5.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

5.1.4 Loading capacitor


The loading conditions used for pin parameter measurement are shown in *Figure 5*.

5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 6.



5.1.6 Power supply scheme




Caution:

Each power supply pair (V $_{DD}$ /V $_{SS}$, V $_{DDA}$ /V $_{SSA}$ etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

Electrical characteristics STM32GBK1CB

5.1.7 Current consumption measurement

Figure 8. Current consumption measurement



The I_{DD_ALL} parameters given in *Table 20* to *Table 25* represent the total MCU consumption including the current supplying V_{DD} , V_{DDA} .

5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 13: Voltage characteristics*, *Table 14: Current characteristics* and *Table 15: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 qualification standard, extended mission profiles are available on demand.

Symbol	Ratings	Min	Max	Unit
V _{DD} - V _{SS}	External main supply voltage (including V_{DD} , V_{DDA})	-0.3	4.0	
	Input voltage on FT_xxx pins except FT_c pins	V _{SS} -0.3	min (V _{DD} , V _{DDA}) + 4.0 ⁽³⁾⁽⁴⁾	V
V _{IN} ⁽²⁾	Input voltage on FT_c pins	V _{SS} -0.3	5.5	·
	Input voltage on TT_xx pins	V _{SS} -0.3	4.0	
	Input voltage on any other pins	V _{SS} -0.3	4.0	
$ \Delta V_{DDx} $	Variations between different V _{DDX} power pins of the same domain	-	50	- mV
V _{SSx} -V _{SS}	Variations between all the different ground pins ⁽⁵⁾	-	50	IIIV

Table 13. Voltage characteristics⁽¹⁾



All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

^{2.} V_{IN} maximum must always be respected. Refer to *Table 14: Current characteristics* for the maximum allowed injected current values.

This formula has to be applied only on the power supplies related to the IO structure described in the pin definition table.

^{4.} To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.

5. Include VREF- pin.

Table 14. Current characteristics

Symbol	Ratings	Max	Unit
ΣIV_{DD}	Total current into sum of all V _{DD} power lines (source) ⁽¹⁾	150	
∑IV _{SS}	Total current out of sum of all V _{SS} ground lines (sink) ⁽¹⁾	150	
IV _{DD(PIN)}	Maximum current into each V _{DD} power pin (source) ⁽¹⁾	100	
IV _{SS(PIN)}	Maximum current out of each V _{SS} ground pin (sink) ⁽¹⁾	100	
	Output current sunk by any I/O and control pin except FT_f	20	
I _{IO(PIN)}	Output current sunk by any FT_f pin	20	mA
	Output current sourced by any I/O and control pin	20	
V I	Total output current sunk by sum of all I/Os and control pins ⁽²⁾	100	
ΣI _{IO(PIN)}	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	100	
I _{INJ(PIN)} ⁽³⁾	Injected current on FT_xxx, TT_xx, NRST pins	-5/0 ⁽⁴⁾	
Σ I _{INJ(PIN)}	Total injected current (sum of all I/Os and control pins) ⁽⁵⁾	±25	

- 1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supplies, in the permitted range.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
- 3. Positive injection (when $V_{IN} > V_{DD}$) is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- A negative injection is induced by VIN < VSS. IINJ(PIN) must never be exceeded. Refer also to Table 13: Voltage characteristics for the minimum allowed input voltage values.
- 5. When several inputs are submitted to a current injection, the maximum $\sum |I_{\text{INJ}(\text{PIN})}|$ is the absolute sum of the negative injected currents (instantaneous values).

Table 15. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	150	°C



53/145

Electrical characteristics STM32GBK1CB

5.3 Operating conditions

5.3.1 General operating conditions

Table 16. General operating conditions

Symbol	Parameter	Coi	nditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency		-	0	170	
f _{PCLK1}	Internal APB1 clock frequency		-	0	170	MHz
f _{PCLK2}	Internal APB2 clock frequency		-	0	170	
V _{DD}	Standard operating voltage		-	1.71 ⁽¹⁾	3.6	>
		ADC or COMP	used	1.62	3.6	
		DAC 1 MSPS	or DAC 15 MSPS	1.71	3.0	
V _{DDA}	Analog supply voltage	OPAMP used		2.0	3.6	V
, DDA	, manag cappi, remage	VREFBUF use	d	2.4		
		ADC, DAC, OF VREFBUF not		0	3.6	
		TT_xx I/O		-0.3	V _{DD} +0.3	
		FT_c I/O		-0.3	5]
V _{IN}	I/O input voltage	All I/O except	TT_xx and FT_c	-0.3	MIN(MIN(V _{DD} , V _{DDA})+3.6 V, 5.5 V) ⁽²⁾⁽³⁾	V
P _D	Power dissipation at T _A = 85 °C for suffix 6 ⁽⁴⁾	LQFP48	-	-	317	mW
т	Ambient temperature for the	Maximum pow	er dissipation	-40	85	°C
T _A	suffix 6 version	Low-power dis	sipation ⁽⁵⁾	-40	105	
T _J	Junction temperature range	Suffix 6 version	1	-40	105	°C

^{1.} When RESET is released functionality is guaranteed down to $V_{\mbox{\footnotesize{BOR0}}}$ Min.

^{2.} This formula has to be applied only on the power supplies related to the IO structure described by the pin definition table. Maximum I/O input voltage is the smallest value between MIN(V_{DD} , V_{DDA})+3.6 V and 5.5V.

^{3.} For operation with voltage higher than Min (V_{DD}, V_{DDA}) +0.3 V, the internal Pull-up and Pull-Down resistors must be disabled.

^{4.} If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax} (see Section 6.2: Thermal characteristics).

In low-power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see Section 6.2: Thermal characteristics).

5.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 17* are derived from tests performed under the ambient temperature condition summarized in *Table 16*.

Table 17. Operating conditions at power-up / power-down

Symbol	Parameter	Conditions	Min	Max	Unit
4	V _{DD} rise time rate		0	∞	us/V
t _{VDD}	V _{DD} fall time rate	-	10	∞	μ5/ ν
+	V _{DDA} rise time rate		0	∞	us/V
^t ∨DDA	V _{DDA} fall time rate	-	10	8	μ5/ ν

5.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 18* are derived from tests performed under the ambient temperature conditions summarized in *Table 16*: *General operating conditions*.

Table 18. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
t _{RSTTEMPO} (2)	Reset temporization after BOR0 is detected	V _{DD} rising	-	250	400	μs
V _{BOR0} (2)	Brown-out reset threshold 0	Rising edge	1.62	1.66	1.7	V
VBOR0`	Brown-out reset timeshold o	Falling edge	1.6	1.64	1.69	V
V	Brown-out reset threshold 1	Rising edge	2.06	2.1	2.14	V
V _{BOR1}	Brown-out reset tilleshold i	Falling edge	1.96	2	2.04	V
V	Brown-out reset threshold 2	Rising edge	2.26	2.31	2.35	V
V_{BOR2}	Brown-out reset timeshold 2	Falling edge	2.16	2.20	2.24	V
V	Brown-out reset threshold 3	Rising edge	2.56	2.61	2.66	V
V _{BOR3}	Brown-out reset threshold 3	Falling edge	2.47	2.52	2.57	V
V	Brown-out reset threshold 4	Rising edge	2.85	2.90	2.95	V
V_{BOR4}	Brown-out reset threshold 4	Falling edge	2.76	2.81	2.86	V
V	Programmable voltage	Rising edge	2.1	2.15	2.19	V
V_{PVD0}	detector threshold 0	Falling edge	2	2.05	2.1	V
V	PVD threshold 1	Rising edge	2.26	2.31	2.36	V
V _{PVD1}	PVD threshold i	Falling edge	2.15	2.20	2.25	V
V	DVD throughold 0	Rising edge	2.41	2.46	2.51	V
V _{PVD2}	PVD threshold 2	Falling edge	2.31	2.36	2.41	V
V	PVD threshold 3	Rising edge	2.56	2.61	2.66	V
V _{PVD3}	FVD tilleshold 3	Falling edge	2.47	2.52	2.57	V



Electrical characteristics STM32GBK1CB

Table 18. Embedded reset and power control block characteristics (continued)

Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
V	PVD threshold 4	Rising edge	2.69	2.74	2.79	V
V_{PVD4}	FVD tillesiloid 4	Falling edge	2.59	2.64	2.69	V
V	PVD threshold 5	Rising edge	2.85	2.91	2.96	V
V_{PVD5}	FVD tillesiloid 5	Falling edge	2.75	2.81	2.86	V
V	PVD threshold 6	Rising edge	2.92	2.98	3.04	V
V _{PVD6}	FVD tillesiloid 6	Falling edge	2.84	2.90	2.96	v
V _{hyst BORH0}	Hysteresis voltage of BORH0	Hysteresis in continuous mode	-	20	-	mV
7.2		Hysteresis in other mode	-	30	-	
V _{hyst_BOR_PVD}	Hysteresis voltage of BORH (except BORH0) and PVD	-	-	100	-	mV
I _{DD} (BOR_PVD) ⁽²⁾	BOR ⁽³⁾ (except BOR0) and PVD consumption from V _{DD}	-	-	1.1	1.6	μΑ
V	V _{DDA} peripheral voltage	Rising edge	1.61	1.65	1.69	V
V _{PVM1}	monitoring (COMP/ADC)	Falling edge	1.6	1.64	1.68	v
V	V _{DDA} peripheral voltage	Rising edge	1.78	1.82	1.86	V
V_{PVM2}	monitoring (OPAMP/DAC)	Falling edge	1.77	1.81	1.85	V
V _{hyst_PVM1}	PVM1 hysteresis	-	-	10	-	mV
V _{hyst_PVM2}	PVM2 hysteresis	-	-	10	-	mV
I _{DD} (PVM1/PVM2)	PVM1 and PVM2 consumption from V _{DD}	-	-	2	-	μΑ

Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

^{2.} Guaranteed by design.

^{3.} BOR0 is enabled in all modes (except shutdown) and its consumption is therefore included in the supply current characteristics tables.

5.3.4 Embedded voltage reference

The parameters given in *Table 19* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 16: General operating conditions*.

Table 19. Embedded internal voltage reference

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT}	Internal reference voltage	-40 °C < T _A < +130 °C	1.182	1.212	1.232	V
t _{S_vrefint} (1)	ADC sampling time when reading the internal reference voltage	-	4 ⁽²⁾	-	-	μs
t _{start_vrefint}	Start time of reference voltage buffer when ADC is enable	-	-	8	12 ⁽²⁾	μs
I _{DD} (V _{REFINTBUF})	V _{REFINT} buffer consumption from V _{DD} when converted by ADC	-	-	12.5	20 ⁽²⁾	μΑ
ΔV_{REFINT}	Internal reference voltage spread over the temperature range	V _{DD} = 3 V	-	5	7.5 ⁽²⁾	mV
T _{Coeff}	Average temperature coefficient	-40°C < T _A < +130°C	-	30	50 ⁽²⁾	ppm/°C
A _{Coeff}	Long term stability	1000 hours, T = 25°C	-	300	1000 ⁽²⁾	ppm
V _{DDCoeff}	Average voltage coefficient	3.0 V < V _{DD} < 3.6 V	-	250	1200 ⁽²⁾	ppm/V
V _{REFINT_DIV1}	1/4 reference voltage		24	25	26	0.4
V _{REFINT_DIV2}	1/2 reference voltage	-	49	50	51	% V _{REFINT}
V _{REFINT_DIV3}	3/4 reference voltage		74	75	76	INLFIINT

^{1.} The shortest sampling time can be determined in the application by multiple iterations.

^{2.} Guaranteed by design.

Electrical characteristics STM32GBK1CB




Figure 9. V_{REFINT} versus temperature

5.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code

The current consumption is measured as described in *Figure 8: Current consumption measurement*.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode
- · All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted with the minimum wait states number, depending on the f_{HCLK} frequency (refer to the table "Number of wait states according to CPU clock (HCLK) frequency" available in the RM0440 reference manual).
- When the peripherals are enabled f_{PCLK} = f_{HCLK}
- The voltage scaling Range 1 is adjusted to f_{HCLK} frequency as follows:
 - Voltage Range 1 Boost mode for 150 MHz < f_{HCLK} ≤ 170 MHz
 - Voltage Range 1 Normal mode for 26 MHz < f_{HCLK} ≤ 150 MHz

The parameters given in *Table 20* to *Table 33* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 16: General operating conditions*.





Table 20. Current consumption in Run and Low-power run modes, code with data processing running from Flash in single Bank, ART enable (Cache ON Prefetch OFF)

		Condition					Тур					Max			
Symbol	Parameter	-	Voltage scaling	f _{HCLK}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
				26 MHz	3.20	3.35	3.60	4.15	5.05	3.50	3.80	4.80	6.10	8.20	
				16 MHz	2.05	2.15	2.50	3.05	3.95	2.30	2.60	3.60	4.90	7.00	
				8 MHz	1.10	1.25	1.60	2.10	3.05	1.30	1.60	2.60	3.90	6.10	
			Range 2	4 MHz	0.635	0.755	1.15	1.65	2.60	0.750	1.10	2.10	3.40	5.40	
	f _{HCLK} = f _{HSE} up to 48 MHz included, bypass mode PLL			2 MHz	0.400	0.525	0.910	1.45	2.35	0.500	0.830	1.80	3.10	5.20	
				1 MHz	0.280	0.415	0.800	1.35	2.25	0.370	0.700	1.70	3.00	5.00	
		48 MHz included, Boost bypass mode PLL mode		100 KHz	0.170	0.305	0.690	1.20	2.15	0.260	0.590	1.50	2.90	4.90	
IDD (Run)			48 MHz included, bypass mode PLL	48 MHz included, bypass mode PLL	Range 1 Boost mode	170 MHz	25.5	26.0	27.0	27.5	29.0	27.0	28.0	29.0	31.0
ibb (i tail)	in Run mode	ON above 48 MHz all peripherals		150 MHz	21.0	21.5	22.0	23.0	24.0	23.0	23.0	24.0	25.0	28.0	110 (
		disable		120 MHz	17.0	17.5	18.0	18.5	20.0	18.0	19.0	20.0	21.0	24.0	
				80 MHz	11.5	11.5	12.5	13.0	14.0	12.0	13.0	14.0	16.0	18.0	
				72 MHz	10.5	10.5	11.0	12.0	13.0	11.0	12.0	13.0	14.0	17.0	
			Range 1	64 MHz	9.30	9.50	10.0	11.0	12.0	9.70	11.0	12.0	13.0	16.0	
				48 MHz	6.95	7.15	7.45	8.15	9.30	7.40	7.80	9.00	11.0	14.0	
				32 MHz	4.70	4.90	5.25	5.95	7.10	5.10	5.50	6.70	8.40	12.0	
				24 MHz	3.60	3.80	4.20	4.85	6.00	3.90	4.40	5.60	7.20	9.90	
				16 MHz	2.45	2.65	3.10	3.75	4.90	2.80	3.20	4.40	6.00	8.60	

Electrical characteristics

Table 20. Current consumption in Run and Low-power run modes, code with data processing running from Flash in single Bank, ART enable (Cache ON Prefetch OFF) (continued)

		Condition					Тур					Max			
Symbol	Parameter	-	Voltage scaling	f _{HCLK}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
				2 MHz	350	525	990	1600	2650	500	840	2100	3600	5700	
		f _{HCLK} = f _{HSE}		1 MHz	255	410	860	1500	2550	360	690	2000	3400	5700	
		all peripherals disable	9	250 KHz	145	300	750	1400	2450	240	640	1700	3300	5600	
IDD (LPRun)	Supply current in Low-power			62.5 KHz	99.5	270	725	1350	2400	210	610	1700	3300	5600	μA
IDD (LFRuii)	run mode			2 MHz	865	1050	1500	2150	3200	1100	1600	2700	4200	6000	μΑ
		f _{HCLK} = f _{HSI} / HPRE		1 MHz	820	965	1400	2050	3100	980	1500	2600	4000	5700	
		all peripherals disable	•	250 KHz	725	875	1300	1950	3000	880	1400	2500	4000	5700	
				62.5 KHz	685	860	1300	1900	2950	850	1300	2500	4000	5700	



Table 21. Current consumption in Run and Low-power run modes, code with data processing running from Flash in single Bank, ART disable

		Condition					Тур	_				Max							
Symbol	Parameter	-	Voltage scaling	f _{HCLK}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit				
				26 MHz	2.95	3.10	3.40	3.95	4.85	3.20	3.60	4.50	5.80	7.90					
				16 MHz	2.25	2.35	2.70	3.25	4.15	2.50	2.80	3.80	5.00	7.20					
				8 MHz	1.20	1.35	1.70	2.25	3.15	1.40	1.70	2.70	4.00	5.60					
			Range 2	4 MHz	0.690	0.795	1.20	1.75	2.65	0.810	1.10	2.10	3.40	5.40					
	f _{HCLK} = f _{HSE} up to 48 MHz included, bypass mode PLL			2 MHz	0.425	0.540	0.940	1.50	2.40	0.530	0.860	1.80	3.20	5.20					
				1 MHz	0.295	0.420	0.820	1.35	2.25	0.390	0.720	1.70	3.00	5.00					
				100 KHz	0.175	0.300	0.695	1.25	2.15	0.260	0.590	1.50	2.90	4.90					
IDD (Run)		48 MHz included, bypass mode PLL	48 MHz included, bypass mode PLL	48 MHz included, bypass mode PLL	Range 1 Boost mode	170 MHz	17.5	18.0	18.5	19.5	21.0	18.0	19.0	20.0	22.0	25.0			
IDD (ITall)	in Run mode	ON above 48 MHz all peripherals		150 MHz	15.5	15.5	16.5	17.0	18.5	16.0	17.0	18.0	19.0	22.0	1117 (
		disable	1			1		120 MHz	13.5	14.0	14.5	15.5	16.5	14.0	15.0	16.0	18.0	20.0	
				80 MHz	10.5	11.0	11.5	12.5	13.5	12.0	12.0	13.0	15.0	17.0					
				72 MHz	9.75	9.95	10.5	11.5	12.5	10.0	11.0	12.0	14.0	16.0					
			Range 1	64 MHz	8.65	8.95	9.50	10.5	11.5	9.00	9.40	11.0	13.0	15.0					
				48 MHz	6.50	6.75	7.05	7.75	8.90	6.80	7.30	8.40	10.0	13.0					
				32 MHz	5.25	5.50	5.85	6.60	7.75	5.70	6.10	7.30	9.00	12.0					
				24 MHz	4.00	4.20	4.65	5.35	6.50	4.40	4.80	6.10	7.70	11.0					
				16 MHz	2.75	2.95	3.40	4.10	5.20	3.10	3.50	4.70	6.60	9.10					

Table 21. Current consumption in Run and Low-power run modes, code with data processing running from Flash in single Bank, ART disable (continued)

		Condition					Тур					Max			
Symbol	Parameter	-	Voltage scaling	f _{HCLK}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
				2 MHz	385	575	1050	1650	2700	560	960	2100	3600	5800	
		f _{HCLK} = f _{HSE}		1 MHz	265	410	880	1500	2550	400	780	1800	3500	5600	
		all peripherals disable)	250 KHz	135	285	760	1400	2450	260	640	1700	3300	5600	
IDD (LPRun)	Supply current in Low-power			62.5 KHz	110	260	730	1350	2400	230	610	1700	3300	5600	
(LFRuii)	run mode			2 MHz	915	1100	1550	2200	3250	1200	1600	2800	4100	5800	μA
		f _{HCLK} = f _{HSI} / HPRE		1 MHz	830	950	1400	2050	3100	990	1500	2600	4000	5700	
		all peripherals disable)	250 KHz	725	865	1300	1950	3000	880	1400	2600	4000	5700	
				62.5 KHz	670	840	1300	1950	3000	850	1300	2500	4000	5700	

Table 22. Current consumption in Run and Low-power run modes, code with data processing running from SRAM1

		Condition	l				Тур					Max								
Symbol	Parameter	-	Voltage scaling	f _{HCLK}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Un					
				26 MHz	2.85	3.00	3.30	3.85	4.75	3.10	3.40	4.40	5.60	7.70						
				16 MHz	1.80	1.95	2.30	2.85	3.75	2.00	2.40	3.30	4.60	6.70						
				8 MHz	0.995	1.15	1.50	2.05	2.95	1.20	1.50	2.50	3.80	5.70						
			Range 2	4 MHz	0.580	0.725	1.10	1.65	2.55	0.690	1.00	2.00	3.30	5.30						
				2 MHz	0.370	0.510	0.900	1.45	2.35	0.470	0.800	1.80	3.10	5.10						
			1 MHz	0.270	0.405	0.790	1.35	2.25	0.360	0.690	1.60	2.90	5.00							
			100 KHz	0.170	0.310	0.695	1.25	2.15	0.260	0.580	1.50	2.80	4.90							
up to 48	up to 48 MHz Boo	Range 1 Boost mode	170 MHz	23.0	23.5	24.0	25.0	26.5	24.0	24.0	25.0	27.0	30.0	m/						
(Rull)	in Run mode	mode PLL ON above 48 MHz all peripherals disable	above 48 MHz all		150 MHz	19.0	19.5	20.0	20.5	22.0	20.0	20.0	21.0	23.0	25.0	1117				
											120 MHz	15.5	15.5	16.0	17.0	18.0	16.0	16.0	17.0	19.0
				80 MHz	10.5	10.5	11.0	12.0	13.0	11.0	11.0	12.0	14.0	17.0						
				72 MHz	9.35	9.55	10.0	11.0	12.0	9.40	9.80	11.0	13.0	16.0						
			Range 1	64 MHz	8.35	8.55	9.15	9.85	11.0	8.40	8.80	10.0	12.0	15.0						
			48 MHz	6.25	6.45	6.75	7.45	8.65	6.40	6.80	8.00	9.60	13.0							
			32 MHz	4.25	4.45	4.80	5.50	6.65	4.50	4.90	6.20	7.80	11.0							
				24 MHz	3.25	3.45	3.85	4.55	5.65	3.50	3.90	5.20	6.70	9.30						
				16 MHz	2.25	2.40	2.85	3.55	4.70	2.50	2.90	4.10	5.50	8.10						

Table 22. Current consumption in Run and Low-power run modes, code with data processing running from SRAM1 (continued)

		Condition					Тур					Max			
Symbol	Parameter	-	Voltage scaling	f _{HCLK}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
				2 MHz	350	495	965	1600	2650	450	860	2000	3600	5700	
		f _{HCLK} = f _{HSE}		1 MHz	210	370	845	1500	2550	330	740	1800	3400	5600	
		all peripherals disable	•	250 KHz	115	275	755	1400	2450	230	640	1700	3300	5600	
IDD (LPRun)	Supply current in Low-power		62.5 KHz	98.0	255	725	1350	2400	200	590	1700	3300	5600	uА	
(Li ixuii)	run mode	f _{HCLK} = f _{HSI} / HPRE		2 MHz	850	1000	1500	2100	3150	1000	1600	2800	4200	5900	μΛ
				1 MHz	770	900	1400	2000	3050	950	1500	2700	4200	5800	
		all peripherals disable	•	250 KHz	720	840	1300	1950	3000	870	1400	2600	4000	5800	
				62.5 KHz	665	830	1300	1900	2950	870	1300	2500	3900	5700	



Table 23. Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART enable (Cache ON Prefetch OFF)

Symbol	Parameter	Condi	tions	Code	TYP Single Bank Mode	Unit	TYP Single Bank Mode	Unit		
		-	Voltage scaling]	25°C		25°C			
				Pseudo-dhrystone	3.20	mA	123			
				Coremark	3.15	mA	121	1		
			Range2 f _{HCLK} =26MHz	Dhrystone2.1	3.20	mA	123	μΑ/MHz		
			HOLK	Fibonacci	3.60	mA	138			
				While(1)	3.00	mA	115			
				Pseudo-dhrystone	21.0	mA	140			
		f _{HCLK} = f _{HSE} up to 48 MHZ included, bypass	S Pango 1	D 4		Coremark	21.0	mA	140	
IDD (Run)	Supply current in Run mode	mode PLL ON above	Range 1 f _{HCLK} = 150 MHz	Dhrystone2.1	21.0	mA	140	μΑ/MHz		
		48 MHz all peripherals disable	HOLK	Fibonacci	23.5 mA	157				
				While(1)	20.0	mA	133			
				Pseudo-dhrystone	25.5	mA	150			
			Range 1	Coremark	25.0	mA	147			
			Boost mode	Dhrystone2.1	26.0	mA	153	μΑ/MHz		
			f _{HCLK} = 170 MHz	Fibonacci	28.5	mA	168	μΑνινιιίΣ		
				While(1)	24.5	mA	144			
				Pseudo-dhrystone	865	μA	433			
100	Supply current SYSCLK source is HSI			Coremark	855	μA	428			
IDD (LPRun)	in Low-power	f _{HCLK} = 2 MHz		Dhrystone2.1	875	μA	438	μΑ/MHz		
	run	all peripherals disable		Fibonacci	905	μA	453			
				While(1)	870	μA	435			

Table 24. Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART disable

Symbol	Parameter	Conditions		Code	TYP Single Bank Mode	Unit	TYP Single Bank Mode	Unit	
		-	Voltage scaling		25°C		25°C		
				Pseudo-dhrystone	2.95	mA	113		
				Coremark	2.95	mA	113		
			Range 2 f _{HCLK} = 26 MHz	Dhrystone2.1	2.95	mA	113	μΑ/MHz	
			HOLK	Fibonacci	2.70	mA	104		
				While(1)	2.95	mA	113		
				Pseudo-dhrystone	15.5	mA	103		
	$\begin{array}{c} \text{Supply} \\ \text{current in} \\ \text{Run mode} \end{array} \begin{array}{c} \text{f}_{\text{HCLK}} = \text{f}_{\text{HSE}} \text{ up to 48 MHZ} \\ \text{included, bypass mode PLL ON} \\ \text{above 48 MHz all peripherals} \\ \text{disable} \end{array} \begin{array}{c} \text{Range 1} \\ \text{f}_{\text{HCLK}} = \text{150 MHz} \end{array}$		Coremark	15.0	mA	100			
IDD (Run)			Dhrystone2.1	15.5	mA	103	μΑ/MHz		
		·	HOLK TO THE	Fibonacci	14.0	mA	93		
				While(1)	20.0	mA	133		
				Pseudo-dhrystone	17.5	mA	103		
			Range 1	Coremark	17.0	mA	100		
			Boost mode	Dhrystone2.1	17.5	mA	103	μΑ/MHz	
			f _{HCLK} = 170 MHz	Fibonacci	16.0	mA	94	μΑνίνιπε	
				While(1)	24.0	mA	141		
				Pseudo-dhrystone	915	μA	458		
	Supply	SYSCLK source is HSI		Coremark	890	μΑ	445		
IDD (LPRun)	current in Low-power	f _{HCLK} = 2 MHz		Dhrystone2.1	965	μA	483	μΑ/MHz	
(= ,	run	all peripherals disable		Fibonacci	930	μA	465		
			While(1)	895	μΑ	448			





Table 25. Typical current consumption in Run and Low-power run modes, with different codes running from SRAM1

		Condition	ons		TYP 25°C		TYP 25°C	
Symbol	Parameter	-	Voltage scaling	Code	Single bank mode	Unit	Single bank mode	Unit
				Pseudo-dhrystone	2.85	mA	110	
				Coremark	2.95	mA	113	
			Range2 f _{HCLK} =26 MHz	Dhrystone2.1	2.85	mA	110	μΑ/MHz
			HOLK ····-	Fibonacci	2.85	mA	110	
				While(1)	3.05	mA	117	
	Supply current in included, bypass mode			Pseudo-dhrystone	19.0	mA	127	
		f _{HCLK} = f _{HSE} up to 48 MHZ		Coremark	19.5	mA	130	
		included, bypass mode PLL ON above 48 MHz all	Range 1 f _{HCLK} = 150 MHz	Dhrystone2.1	19.0	mA	127	μΑ/MHz
			HOLK 100 IIII I	Fibonacci	20.5	mA	137	
				While(1)	18.5	mA	123	
				Pseudo-dhrystone	23.0	mA	135	
			Range 1	Coremark	24.0	mA	141	
			Boost mode	Dhrystone2.1	23.0	mA	135	μΑ/MHz
			f _{HCLK} = 170 MHz	Fibonacci	24.5	mA	144	
				While(1)	22.0	mA	129	
				Pseudo-dhrystone	850	μΑ	425	
loo.	SYSCLK source is HSI		Coremark	870	μΑ	435		
IDD (LPRun)	Supply current in Low-power run	f _{HCLK} = 2 MHz		Dhrystone2.1	840	μΑ	420	μΑ/MHz
(=1 1 (011)	, paria	all peripherals disable		Fibonacci	855	μΑ	428	
				While(1)	820	μΑ	410	

Table 26. Typical current consumption in Run and Low-power run modes, with different codes running from SRAM2

		Condition	ons		TYP 25°C		TYP 25°C	
Symbol	Parameter	-	Voltage scaling	Code	Single bank mode	Unit	Single bank mode	Unit
				Pseudo-dhrystone	2.40	mA	92	
				Coremark	2.50	mA	96	
			Range2 f _{HCLK} =26 MHz	Dhrystone2.1	2.40	mA	92	μΑ/MHz
			HOLK	Fibonacci	2.35	mA	90	
				While(1)	2.25	mA	87	=
				Pseudo-dhrystone	15.5	mA	103	
		f _{HCLK} = f _{HSE} up to 48 MHZ		Coremark	16.5	mA	110	=
IDD (Run)	Supply current in Run mode	included, bypass mode PLL ON above 48 MHz all	Range 1 f _{HCLK} = 150 MHz	Dhrystone2.1	15.5	mA	103 μ.	μΑ/MHz
		peripherals disable	HOLK TO THE	Fibonacci	15.5	mA	103	=
				While(1)	14.5	mA	97	-
				Pseudo-dhrystone	19.0	mA	112	
			Range 1	Coremark	20.0	mA	118	=
			Boost mode	Dhrystone2.1	19.0	mA	112	μΑ/MHz
			f _{HCLK} = 170 MHz	Fibonacci	19.0	mA	112	-
				While(1)	18.0	mA	106	=
				Pseudo-dhrystone	835	μA	418	
100		SYSCLK source is HSI		Coremark	825	μA	413	
IDD (LPRun)	Supply current in f _{HCLK} = 2 MHz		Dhrystone2.1	830	μA	415	μΑ/MHz	
(=1 1 (011)		all peripherals disable		Fibonacci	830	μA	415	
				While(1)	815	μA	408	



Table 27. Typical current consumption in Run and Low-power run modes, with different codes running from CCM

		Conditio	ons		TYP 25°C		TYP 25°C	
Symbol	Parameter	-	Voltage scaling	Code	Single bank mode	Unit	Single bank mode	Unit
				Pseudo-dhrystone	2.65	mA	102	
				Coremark	2.80	mA	108	
			Range2 f _{HCLK} =26 MHz	Dhrystone2.1	2.65	mA	102	μΑ/MHz
			HOLK	Fibonacci	3.25	mA	125	
				While(1)	3.25	mA	125	
				Pseudo-dhrystone	17.5	mA	117	
		$f_{HCLK} = f_{HSE}$ up to 48 MHZ		Coremark	19.0	mA	127	
IDD (Run)	Supply current in Run mode	included, bypass mode PLL ON above 48 MHz all	Range 1 f _{HCLK} = 150 MHz	Dhrystone2.1	17.5	mA	117	μΑ/MHz
		peripherals disable	HOLK	Fibonacci	21.5	mA	143	
				While(1)	21.5	mA	143	
				Pseudo-dhrystone	21.5	mA	126	
			Range 1	Coremark	23.0	mA	135	
			Boost mode	Dhrystone2.1	21.5	mA	126	μΑ/MHz
			f _{HCLK} = 170 MHz	Fibonacci	26.0	mA	153	
				While(1)	26.0	mA	153	
				Pseudo-dhrystone	845	μA	423	
	SYSCLK source is HS			Coremark	825	μA	413	
IDD (LPRun)	Supply current in Low-power run	f _{HCLK} = 2 MHz		Dhrystone2.1	820	μA	410	μΑ/MHz
(21 1 (011)		all peripherals disable		Fibonacci	885	μA	443	
				While(1)	890	μA	445	

7074		1	Table 28. Current	consum	otion in S	leep a	nd Lov	v-pow	er slee _l	o mode	Flash	ON				
u Z			Condition					Тур					Max			
	Symbol	Parameter	-	Voltage scaling	f _{HCLK}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
					26 MHz	1.05	1.15	1.45	2.00	2.90	1.30	1.60	2.60	3.90	6.10	
					16 MHz	0.690	0.810	1.15	1.70	2.60	0.910	1.30	2.30	3.50	5.60	
					8 MHz	0.425	0.545	0.920	1.45	2.35	0.590	0.930	1.90	3.20	5.20	
				Range 2	4 MHz	0.300	0.400	0.815	1.35	2.25	0.420	0.760	1.70	3.00	5.10	
					2 MHz	0.230	0.355	0.755	1.30	2.20	0.340	0.670	1.60	2.90	5.00	
					1 MHz	0.200	0.320	0.725	1.25	2.15	0.290	0.620	1.60	2.90	4.90	
					100 KHz	0.165	0.285	0.690	1.25	2.15	0.250	0.580	1.50	2.80	4.90	
DS 1 2050	IDD (Sleep)	Supply current	f _{HCLK} = f _{HSE} up to 48 MHz included, bypass	Range 1 Boost mode	170 MHz	7.40	7.65	8.30	9.10	10.5	7.70	8.20	9.90	12.0	15.0	mA
270	IBB (Gloop)	in Sleep mode	mode PLL ON above 48 MHz all		150 MHz	6.10	6.30	6.90	7.60	8.80	6.40	6.90	8.10	9.70	13.0	1117 (
DOV			peripherals disable		120 MHz	4.95	5.15	5.70	6.40	7.60	5.30	5.70	6.90	8.50	12.0	
7					80 MHz	3.45	3.65	4.15	4.85	6.00	3.70	4.10	5.40	7.00	9.60	
					72 MHz	3.15	3.35	3.85	4.55	5.70	3.40	3.80	5.10	6.60	9.20	
				Range 1	64 MHz	2.85	3.00	3.55	4.25	5.40	3.10	3.50	4.70	6.30	8.90	
					48 MHz	2.10	2.30	2.55	3.25	4.40	2.40	2.90	4.10	5.60	8.20	
					32 MHz	1.50	1.65	2.00	2.70	3.80	1.80	2.30	3.50	5.10	7.70	
					24 MHz	1.15	1.35	1.75	2.40	3.55	1.50	1.90	3.20	4.80	7.40	
					16 MHz	0.850	1.05	1.45	2.15	3.25	1.10	1.60	2.80	4.40	7.00	





Table 28. Current consumption in Sleep and Low-power sleep mode Flash ON (continued)

	Parameter	Condition		f _{HCLK}	Тур Мах										
Symbol	Parameter	-	Voltage scaling		25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
				2 MHz	180	335	810	1450	2500	1300	1800	2700	4200	5900	
		f _{HCLK} = f _{HSE}		1 MHz	135	300	770	1400	2450	790	1400	2200	3700	5800	
		all peripherals disable	9	250 KHz	115	265	740	1350	2400	350	840	1700	3300	5600	
IDD /I DDun)	Supply current		62.5 KHz	89.5	255	730	1350	2400	340	840	1700	3200	5500	μA	
IDD (LFRuii)	un) in Low-power run mode				730	875	1350	1950	3000	1000	1900	2900	4200	5900	μΑ
	f _{HCLK} = f _{HSI} / HPRE			1 MHz	675	830	1300	1950	3000	1000	1600	2800	4100	5800	
		all peripherals disable	9	250 KHz	655	820	1300	1950	3000	1000	1600	2700	4000	5800	
				62.5 KHz	680	850	1300	1950	3000	1000	1600	2500	3900	5700	

Table 29. Current consumption in low-power sleep modes, Flash in power-down

		Condition			Тур					Max					Unit
Symbol	Parameter	-	Voltage scaling	f _{HCLK}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
				2 MHz	175	290	805	1450	2500	300	660	1900	3400	5600	
		f _{HCLK} = f _{HSE}		1 MHz	125	280	765	1400	2450	260	640	1800	3300	5600	
		all peripherals disable	-	250 KHz	105	240	735	1350	2400	220	620	1700	3300	5600	
IDD	Supply current			62.5 KHz	105	245	725	1350	2400	210	610	1700	3300	5500	μA
(LPSleep)	in low-power sleep mode $f_{\text{HCLK}} = f_{\text{HSI}}$ all peripherals disable $-\frac{1}{2} \int_{-\infty}^{\infty} \frac{f_{\text{HCLK}}}{f_{\text{HSI}}} df_{\text{HSI}} df_{\text{HSI}} df_{\text{HSI}}$			2 MHz	670	830	1350	1950	3000	890	1400	2600	4000	5700	μΑ
			1 MHz	655	825	1300	1950	3000	880	1400	2600	3900	5700		
		1	-	250 KHz	635	825	1300	1900	2950	870	1200	2500	3900	5700	
				62.5 KHz	640	840	1300	1900	2950	850	1200	2200	3500	5500	

Table 30. Current consumption in Stop 1 mode

		Conditions				TYP	•	7 1 111041	MAX ⁽¹⁾					
Symbol	Parameter	Conditions	1		ı	• • •					1117-07	ı		Unit
		-	VDD	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C 8500 8800 8900 9000 8500 8800 9000	
			1.8 V	58.5	175	550	1050	1900	160	510	1700	2800	8500	
IDD	Supply current in Stop 1 mode,	RTC disabled	2.4 V	58.5	175	550	1050	1950	160	510	1700	4000	8800	
(Stop 1)	RTC disabled	NTC disabled	3.0 V	59.0	175	555	1050	1950	160	520	1700	4100	8900	
			3.6 V	59.5	180	560	1100	1950	160	520	1700	4200	9000	
			1.8 V	59.0	175	550	1050	1950	160	510	1700	2900	8500	μA
IDD (Stan 1	Supply current	DTC alcohold by LCI	2.4 V	59.5	175	555	1050	1950	160	510	1700	4000	8800	
(Stop 1 with RTC)	in Stop 1 mode, RTC enabled	RTC clocked by LSI	3.0 V	59.5	175	555	1050	1950	160	520	1700	4100	8900	
			3.6 V	60.5	180	560	1100	1950	160	520	1700	4200	9000	
IDD	Supply current	Wakeup clock is HSI = 16 MHz,	3.0 V	1.39	-	-	-	-	-	-	-	-	-	
(Stop 1 with RTC)	during wakeup from Stop 1 mode	Wakeup clock is HSI = 4 MHz, (HPRE divider=4), voltage Range 2	3.0 V	0.93	-	-	-	-	-	-	-	-	-	mA

^{1.} Guaranteed by characterization results, unless otherwise specified.

Table 31. Current consumption in Stop 0 mode

Symbol	Parameter	Condit	ions			TYP					Unit				
Symbol	Parameter	-	V DD	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Onit	
			1.8 V	150	280	680	1200	2100	260	640	2000	4200	9700		
	Supply current		2.4 V	150	280	680	1200	2100	260	650	2000	4300	9800	Ī .	
IDD(Stop 0)	in Stop 0 mode, RTC disabled	-	3 V	155	280	685	1200	2150	270	650	2000	4400	9900	μΑ	
		KTC disabled		3.6 V	155	285	685	1200	2150	270	650	2000	4500	10000	



^{1.} Guaranteed by characterization results, unless otherwise specified.



Table 32. Current consumption in Standby mode

	_	Condition	ns		•	TYP					MAX	(1)		
Symbol	Parameter	-	VDD	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
			1.8 V	92.0	205	870	2250	5600	220	1500	4100	6300	16000	
		No	2.4 V	100	240	1000	2600	6450	250	1900	4500	7200	18000	,
IDD (Standby)	Supply current in Standby	independent watchdog	3 V	120	280	1200	3050	7400	280	2000	5300	8200	20000	
	mode (backup registers		3.6 V	175	385	1550	3800	9200	380	2100	6400	9600	24000	nA
	retained),		1.8 V	275	-	-		-	-	-	-	-	-	IIA
	RTC disabled	With independent	2.4 V	335	-	-	-	-	-	-	-	-	-	
		watchdog	3 V	400	-	-	-	-	-	-	-	-	-	
			3.6 V	510	-	-	-	-	-	-	-	-	-	
		RTC clocked	1.8 V	490	605	1300	2650	5950	650	1700	4300	6600	16000	
		by LSI, no	2.4 V	630	765	1550	3100	6950	800	2100	5300	7600	18000	
	Supply current in Standby	independent watchdog	3 V	785	955	1850	3700	8050	980	2300	6300	8900	21000	
IDD	mode (backup registers	wateridog	3.6 V	1000	1200	2350	4600	9950	1300	2900	7500	11000	24000	nA
(Standby with RTC)	retained),	DTC algalia	1.8 V	530	-	-	-	-	-	-	-	-	-	IIA
	RTC enabled	RTC clocked by LSI, with	2.4 V	685	-	-	-	-	-	-	-	-	-	
		independent	3 V	860	-	-	-	-	-	-	-	-	-	
	watchdog	wateridog	3.6 V	1100	-	-	-	-	-	-	-	-	-	

Table 32. Current consumption in Standby mode (continued)

Symbol	Parameter	Parameter Conditions			ТҮР				MAX ⁽¹⁾				Unit	
Symbol	- Gramotor	-	VDD	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	O.IIIC
			1.8 V	218	530	1680	3500	6900	-	-	-	-	-	
	Supply current to be added in Standby mode when SRAM2		2.4 V	220	525	1700	3500	7050	-	-	-	-	-	nA
	is retained	-	3 V	215	530	1650	3500	7100	-	-	-	-	-	I IIA
IDD			3.6 V	220	545	1700	3600	6800	-	-	-	-	-	
(SRAM2) ⁽²⁾			1.8 V	310	735	2550	5750	12500	-	-	-	-	ı	
	Supply current to be added in Standby mode when SRAM2 is retained	All clock OFF	2.4 V	320	765	2700	6100	13500	-	-	-	-	-	
		All Clock Of 1	3 V	335	810	2850	6550	14500	-	-	-	-	ı	
			3.6 V	395	930	3250	7400	16000	-	-	-	-	-	



Table 32. Current consumption in Standby mode (continued)

Symbol	Parameter	Condition	ıs	ТҮР			TYP MAX ⁽¹⁾					Unit		
	raiailletei	-	V DD	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Oill
	Supply current during wakeup from Standby mode	Wakeup clock is HSI16 = 16 MHz ⁽³⁾	3 V	2.0	-	-	-	-	-	-	-	-	-	mA

- 1. Guaranteed by characterization results, unless otherwise specified.
- 2. The supply current in Standby with SRAM2 mode is: IDD_ALL(Standby) + IDD_ALL(SRAM2). The supply current in Standby with RTC with SRAM2 mode is: IIDD_ALL(Standby + RTC) + IDD_ALL(SRAM2).
- 3. Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 35: Low-power mode wakeup timings.

Table 33. Current consumption in Shutdown mode

Cumbal	Doromotor	Conditions			ТҮР				MAX ⁽¹⁾				Unit	
Symbol	Parameter	-	V DD	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
	Supply current		1.8 V	14.0	94.0	570	1600	4350	190	430	2100	4600	13000	
	in Shutdown mode (backup registers retained) RTC disabled		2.4 V	22.0	120	670	1900	4950	290	490	2300	5200	14000	
(Shutdown)		-	3 V	35.0	150	805	2200	5750	330	660	2500	5900	16000	nA
			3.6 V	74.0	245	1100	2900	7350	340	770	3000	7000	19000	
IDD(wakeup from Shutdown)	Supply current during wakeup from Shutdown mode	Wakeup clock is HSI16 = 16 MHz ⁽²⁾	3 V	0.24	-	-	-	-	-	-	-	-	-	mA

- 1. Guaranteed by characterization results, unless otherwise specified.
- 2. Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 35: Low-power mode wakeup timings.

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 51: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC, OPAMP, COMP input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 35: Low-power mode wakeup timings*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$

where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load V_{DD} is the I/O supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT} + C_{S}$

C_S is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 35*. The MCU is placed under the following conditions:

- All I/O pins are in Analog mode
- The given value is calculated by measuring the difference of the current consumptions:
 - when the peripheral is clocked on
 - when the peripheral is clocked off
- Ambient operating temperature and supply voltage conditions summarized in *Table 13: Voltage characteristics*
- The power consumption of the digital part of the on-chip peripherals is given in *Table 35*. The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

Table 34. Peripheral current consumption

BUS	Peripheral	Range 1 Boost Mode	Range 1	Range 2	Low-power run and sleep	Unit
AHB	Bus Matrix	5.31	5.00	4.07	4.97	µA/MHz
	DMA1	3.21	2.95	2.45	2.68	
	DMA2	3.10	2.86	2.37	2.59	
	DMAMUX	7.48	6.97	5.74	6.43	
AHB1	CORDIC	1.61	1.50	1.24	1.34	μΑ/MHz
	FMAC	3.70	3.47	2.86	3.27	
	FLASH	6.10	5.66	4.64	5.33	
	SRAM1	0.31	0.32	0.26	0.38	
	CRC	1.11	1.05	0.86	0.90	
	GPIOA	1.00	0.91	0.73	0.93	
	GPIOB	0.55	0.50	0.41	0.54	
	GPIOC	0.56	0.51	0.42	0.43	
	GPIOF	0.46	0.43	0.36	0.31	
	GPIOG	0.38	0.36	0.29	0.26	
	CCMSRAM	0.32	0.31	0.26	0.25	
	SRAM2	0.70	0.66	0.55	0.55	
AHB2	ADC12 AHB clock domain	6.72	6.27	5.17	5.95	μΑ/MHz
	ADC12 independent clock domain	0.61	0.59	0.46	0.56	
	DAC1	5.57	5.17	4.40	4.99	
	DAC3	5.67	5.30	NA	NA	
	RNG clock domain	3.63	3.37	NA	Na	
	RNG independent clock domain	1.06	1.00	NA	NA	
AHB	ALL AHB peripherals	79.97	74.54	57.83	66.98	μΑ/MHz



Table 34. Peripheral current consumption (continued)

BUS	Peripheral	Range 1 Boost Mode	Range 1	Range 2	Low-power run and sleep	Unit
	AHB to APB1 bridge	0.47	0.37	0.32	0.08	
	TIM2	10.84	10.04	8.21	9.31	
	TIM3	9.32	8.65	7.10	8.02	
	TIM4	8.60	8.00	6.61	7.53	
	TIM6	2.88	2.69	2.22	2.66	
	TIM7	2.72	2.53	2.09	2.41	
	CRS	0.65	0.62	0.50	0.57	
APB1	RTC	3.72	3.49	2.92	3.73	μΑ/MHz
	WWDG	0.77	0.74	0.60	0.71	
	SPI2	4.96	4.63	3.82	4.33	
	SPI3	5.33	4.98	4.09	4.67	
	I2S2 clock domain	3.45	3.23	2.65	2.95	
	I2S2 independent clock domain	1.51	1.40	1.17	1.38	
	I2S3 clock domain	3.86	3.62	2.97	3.49	1
	I2S3 independent clock domain	1.47	1.36	1.12	1.18	

Table 34. Peripheral current consumption (continued)

USART2 clock domain 3.57 3.36 2.76 3.22	
USART2 independent clock domain 7.93 7.36 6.10 6.84	
USART3 clock domain 3.50 3.29 2.68 3.12	
USART3 independent clock domain 7.69 7.14 5.94 6.71	
I2C1 clock domain 1.69 1.60 1.31 1.53	
I2C1 independent clock domain 3.95 3.68 3.05 3.47	
I2C2 clock domain 1.69 1.60 1.31 1.53	
I2C2 independent clock domain 4.04 3.76 3.11 3.58	
USB clock domain 0.57 0.55 0.44 0.51	
USB independent clock domain 1.19 1.10 5.28 NA	
FDCAN clock domain 9.52 8.90 7.32 8.29	
FDCAN independent clock domain 4.82 4.48 3.70 4.37	
APB1 PWR 1.26 1.19 0.96 1.04	μΑ/MHz
I2C3 clock domain 1.68 1.59 1.30 1.53	•
I2C3 independent clock domain 2.48 2.30 1.92 2.19	
LPTIM1 clock domain 1.52 1.45 1.17 1.43	
LPTIM1 independent clock domain 4.38 4.05 3.38 3.68	
LPUART1 clock domain 2.42 2.29 1.87 2.15	
LPUART1 independent clock domain 4.65 4.30 3.59 4.14	
ALL APB1 on 138.92 129.50 105.42 120.3	4
AHB to APB2 bridge 0.43 0.36 0.30 0.19	
UCPD clock domain 3.67 3.42 2.82 3.24	
UCPD independent clock domain 1.28 1.20 5.73 NA	



Table 34. Peripheral current consumption (continued)

BUS	Peripheral	Range 1 Boost Mode	Range 1	Range 2	Low-power run and sleep	Unit
	SYSCFG/COMP	1.94	1.81	1.49	1.82	
	TIM1	12.00	11.16	9.20	10.41	
	SPI1	2.47	2.32	1.92	2.18	
	TIM8	11.65	10.83	8.93	10.17	
	USART1 clock domain	2.84	2.65	2.18	2.48	
	USART1 independent clock domain	7.01	6.53	5.38	6.17	
APB2	SPI4	2.47	2.32	1.92	2.18	\ /\ /\ /\ \
APBZ	TIM15	6.00	5.57	4.61	5.26	μA/MHz
	TIM16	4.18	3.89	3.20	3.57	
	TIM17	4.37	4.06	3.33	3.76	
	SAI1 clock domain	3.08	2.88	2.36	2.79	
	SAI1 independent clock domain	3.07	2.84	2.35	2.63	
	ALL APB2 on	62.79	58.41	52.90	53.64	
	ALL peripherals	250.00	210.44	179.05	1152.53	

5.3.6 Wakeup time from low-power modes and voltage scaling transition times

The wakeup times given in *Table 35* are the latency between the event and the execution of the first user instruction.

The device goes in low-power mode after the WFE (Wait For Event) instruction.

Table 35. Low-power mode wakeup timings⁽¹⁾

Symbol	Parameter		Conditions	Тур	Max	Unit	
t _{WUSLEEP}	Wakeup time from Sleep mode to Run mode		-	11	12	Nb of	
t _{WULPSLEEP}	Wakeup time from Low- power sleep mode to Low- power run mode		-	10	11	CPU cycles	
	Wake up time from Stop 0	Range 1	Wakeup clock HSI16 = 16 MHz	5.8	6		
+	mode to Run mode in Flash	Range 2	Wakeup clock HSI16 = 16 MHz	18.4	19.1		
t _{WUSTOP0}	Wake up time from Stop 0	Range 1	Wakeup clock HSI16 = 16 MHz	2.8	3		
	mode to Run mode in SRAM1	Range 2	Wakeup clock HSI16 = 16 MHz	2.9	3		
	Wake up time from Stop 1	Range 1	Wakeup clock HSI16 = 16 MHz	9.5	9.8		
	mode to Run in Flash	Range 2	Wakeup clock HSI16 = 16 MHz	21.9	22.7		
	Wake up time from Stop 1	Range 1	Wakeup clock HSI16 = 16 MHz	6.6	6.9		
	mode to Run mode in SRAM1	Range 2	Wakeup clock HSI16 = 16 MHz	6.4	4 6.6		
t _{WUSTOP1}	Wake up time from Stop 1 mode to Low-power run mode in Flash	ode to Low-power run ode in Flash Regulator in low-power Wakeup clock		26.1	27.1	μs	
	Wake up time from Stop 1 mode to Low-power run mode in SRAM1	mode (LPR=1 in PWR_CR1)	HSI16 = 16 MHz, with HPRE = 8	14.4	15		
twustby	Wakeup time from Standby mode to Run mode	Range 1	Wakeup clock HSI16 = 16 MHz	29.7	33.8		
t _{WUSTBY} SRAM2	Wakeup time from Standby with SRAM2 to Run mode	Range 1	Wakeup clock HSI16 = 16 MHz	29.7	33.5		
t _{WUSHDN}	Wakeup time from Shutdown mode to Run mode	Range 1	Wakeup clock HSI16 = 16 MHz	267.9	274.6		
t _{WULPRUN}	Wakeup time from Low- power run mode to Run mode ⁽²⁾	Wakeup clock HSI16 = 16 MHz HPRE = 8			7		

^{1.} Guaranteed by characterization results.

^{2.} Time until REGLPF flag is cleared in PWR_SR2.

Table 36	Regulator	modes	transition	times ⁽¹⁾
I abic oc.	ixeguiatoi	IIIOGGG	uansinon	unics

Symbol	Parameter	Conditions	Тур	Max	Unit
	Regulator transition time from Range 2 to Range 1 or Range 1 to Range 2 ⁽²⁾	Wakeup clock HSI16 = 16 MHz HPRE = 8	20	40	μs

^{1.} Guaranteed by characterization results.

Table 37. Wakeup time using USART/LPUART⁽¹⁾

Symbol	Parameter	Conditions	Тур	Max	Unit
	Wakeup time needed to calculate the	Stop 0 mode	-	1.7	
twuusart twulpuart	maximum USART/LPUART baudrate allowing to wakeup up from stop mode when USART/LPUART clock source is HSI16	Stop 1 mode	-	8.5	μs

^{1.} Guaranteed by design.

5.3.7 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in *Section 5.3.14*. However, the recommended clock input waveform is shown in *Figure 10: High-speed external clock source AC timing diagram*.

Table 38. High-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency	Voltage scaling Range 1	-	8	48	MHz
		Voltage scaling Range 2	-	8	26	IVII IZ
V _{HSEH}	OSC_IN input pin high level voltage	-	0.7 V _{DD}	-	V_{DD}	V
V _{HSEL}	OSC_IN input pin low level voltage	-	V_{SS}	-	0.3 V _{DD}	V
t _{w(HSEH)}	OSC IN high or low time	Voltage scaling Range 1	7	-	-	ns
t _{w(HSEL)}	OSC_IN high or low time	Voltage scaling Range 2	18	-	-	115

^{1.} Guaranteed by design.

^{2.} Time until VOSF flag is cleared in PWR_SR2.




Figure 10. High-speed external clock source AC timing diagram



High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 48 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 39*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

	Table 39. HSE oscillator characteristics(1)						
Symbol	Parameter	Conditions ⁽²⁾	Min	Тур	Max	Unit	
f _{OSC_IN}	Oscillator frequency	-	4	8	48	MHz	
R _F	Feedback resistor	-	-	200	-	kΩ	
		During startup ⁽³⁾	-	-	5.5		
		V_{DD} = 3 V, Rm = 30 Ω , CL = 10 pF@8 MHz	-	0.44	-		
	HSE current consumption	V_{DD} = 3 V, Rm = 45 Ω , CL = 10 pF@8 MHz	-	0.45	-		
I _{DD(HSE)}		$V_{DD} = 3 \text{ V},$ $Rm = 30 \Omega,$ CL = 5 pF@48 MHz	-	0.68	-	mA	
		$V_{DD} = 3 \text{ V},$ $Rm = 30 \Omega,$ CL = 10 pF@48 MHz	-	0.94	-		
		V _{DD} = 3 V, Rm = 30 Ω, CL = 20 pF@48 MHz	-	1.77	-		
G _m	Maximum critical crystal transconductance	Startup	-	-	1.5	mA/V	
t _{SU(HSE)} ⁽⁴⁾	Startup time	V _{DD} is stabilized	-	2	_	ms	

Table 39. HSE oscillator characteristics(1)

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 11*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .



^{1.} Guaranteed by design.

^{2.} Resonator characteristics given by the crystal/ceramic resonator manufacturer.

^{3.} This consumption level occurs during the first 2/3 of the $t_{\mbox{\scriptsize SU(HSE)}}$ startup time

^{4.} t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 11. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics.

5.3.8 Internal clock source characteristics

The parameters given in *Table 40* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 16: General operating conditions*. The provided curves are characterization results, not tested in production.

High-speed internal (HSI16) RC oscillator

Table 40. HSI16 oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI16}	HSI16 Frequency	V _{DD} =3.0 V, T _A =30 °C	15.88	-	16.08	MHz
TRIM	HSI16 user trimming step	Trimming code is not a multiple of 64	0.2	0.3	0.4	%
TAIN	Tromo user uniming step	Trimming code is a multiple of 64	-4	-6	-8	70
DuCy(HSI16) ⁽²⁾	Duty Cycle	-	45	-	55	%
A (USI46)	HSI16 oscillator frequency	T _A = 0 to 85 °C	-1	-	1	%
$\Delta_{Temp}(HSI16)$	drift over temperature	T _A = -40 to 125 °C	-2	-	1.5	%
Δ _{VDD} (HSI16)	HSI16 oscillator frequency drift over V _{DD}	V _{DD} =1.62 V to 3.6 V	-0.1	-	0.05	%
t _{su} (HSI16) ⁽²⁾	HSI16 oscillator start-up time	-	1	0.8	1.2	μs
t _{stab} (HSI16) ⁽²⁾	HSI16 oscillator stabilization time	-	-	3	5	μs
I _{DD} (HSI16) ⁽²⁾	HSI16 oscillator power consumption	-	-	155	190	μΑ

^{1.} Guaranteed by characterization results.

^{2.} Guaranteed by design.




Figure 12. HSI16 frequency versus temperature

High-speed internal 48 MHz (HSI48) RC oscillator

Table 41. HSI48 oscillator characteristics⁽¹⁾


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI48}	HSI48 Frequency	V _{DD} =3.0V, T _A =30°C	-	48	-	MHz
TRIM	HSI48 user trimming step	-	-	0.11 ⁽²⁾	0.18 ⁽²⁾	%
USER TRIM COVERAGE	HSI48 user trimming coverage	±32 steps	±3 ⁽³⁾	±3.5 ⁽³⁾	-	%
DuCy(HSI48)	Duty Cycle	-	45 ⁽²⁾	-	55 ⁽²⁾	%
ACC	Accuracy of the HSI48 oscillator over temperature	V _{DD} = 3.0 V to 3.6 V, T _A = -15 to 85 °C	-	-	±3 ⁽³⁾	%
ACC _{HSI48_REL}	(factory calibrated)	V _{DD} = 1.65 V to 3.6 V, T _A = -40 to 125 °C	-	-	±4.5 ⁽³⁾	70
D (HSIV8)	HSI48 oscillator frequency	V _{DD} = 3 V to 3.6 V	-	0.025 ⁽³⁾	0.05 ⁽³⁾	%
D _{VDD} (HSI48)	drift with V _{DD}	V _{DD} = 1.65 V to 3.6 V	-	0.05 ⁽³⁾	0.1 ⁽³⁾	/0
t _{su} (HSI48)	HSI48 oscillator start-up time	-	-	2.5 ⁽²⁾	6 ⁽²⁾	μs
I _{DD} (HSI48)	HSI48 oscillator power consumption	-	-	340 ⁽²⁾	380 ⁽²⁾	μA

Table 41. HSI48 oscillator	characteristics ⁽¹⁾	(continued)
----------------------------	--------------------------------	-------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
N _T jitter	Next transition jitter Accumulated jitter on 28 cycles ⁽⁴⁾	-	-	+/-0.15 ⁽²⁾	-	ns
P _T jitter	Paired transition jitter Accumulated jitter on 56 cycles ⁽⁴⁾	-	-	+/-0.25 ⁽²⁾	-	ns

- 1. V_{DD} = 3 V, T_A = -40 to 125°C unless otherwise specified.
- 2. Guaranteed by design.
- 3. Guaranteed by characterization results.
- 4. Jitter measurement are performed without clock source activated in parallel.

Figure 13. HSI48 frequency versus temperature



Low-speed internal (LSI) RC oscillator

Table 42. LSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSI}	LSI Frequency	V _{DD} = 3.0 V, T _A = 30 °C	31.04	-	32.96	kHz
	Loi Frequency	V_{DD} = 1.62 to 3.6 V, T_{A} = -40 to 125 °C	29.5	-	34	KI IZ
t _{SU} (LSI) ⁽²⁾	LSI oscillator start-up time	-	-	80	130	μs



14315 121 201 000114101 0114140101101100				,		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{STAB} (LSI) ⁽²⁾	LSI oscillator stabilization time	5% of final frequency	-	125	180	μs
I _{DD} (LSI) ⁽²⁾	LSI oscillator power consumption	-	-	110	180	nA

Table 42. LSI oscillator characteristics⁽¹⁾ (continued)

5.3.9 **PLL** characteristics

The parameters given in *Table 43* are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 16: General operating conditions*.

Table 43. PLL characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	PLL input clock ⁽²⁾	-	2.66	-	16	MHz
f _{PLL_IN}	PLL input clock duty cycle	-	45	-	55	%
		Voltage scaling Range 1 Boost mode	2.0645	-	170	
f _{PLL_P_OUT}	PLL multiplier output clock P	Voltage scaling Range 1	2.0645	-	150	
		Voltage scaling Range 2	2.0645	-	26	
		Voltage scaling Range 1 Boost mode	8	-	170	
f _{PLL_Q_OUT}	PLL multiplier output clock Q	Voltage scaling Range 1	8	-	150	
		Voltage scaling Range 2	8	-	26	MHz
	PLL multiplier output clock R	Voltage scaling Range 1 Boost mode	8	-	170	
f _{PLL_R_OUT}		Voltage scaling Range 1	8	-	150	
		Voltage scaling Range 2	8	-	26	
£	DLL VCO output	Voltage scaling Range 1	96	-	344	
f _{VCO_OUT}	PLL VCO output	Voltage scaling Range 2	96	-	128	
t _{LOCK}	PLL lock time	-	-	15	40	μs
Jitter	RMS cycle-to-cycle jitter	System clock 150 MHz	-	28.6	-	±no.
Jiller	RMS period jitter	System clock 150 MHZ	-	21.4	-	±ps
		VCO freq = 96 MHz	-	200	260	
$I_{DD}(PLL)$	PLL power consumption on V _{DD} ⁽¹⁾	VCO freq = 192 MHz	-	300	380	μA
		VCO freq = 344 MHz	-	520	650	

^{1.} Guaranteed by design.

^{2.} Take care of using the appropriate division factor M to obtain the specified PLL input clock



^{1.} Guaranteed by characterization results.

^{2.} Guaranteed by design.

5.3.10 Flash memory characteristics

Table 44. Flash memory characteristics⁽¹⁾

Symbol	Parameter	Conditions	Тур	Max	Unit	
t _{prog}	64-bit programming time	-	81.7	83.35	μs	
+	One row (32 double	Normal programming	2.61	2.7		
^T prog_row	word) programming time	Fast programming	1.91	1.95		
+	One page (2 Kbytes)	Normal programming	20.91	21.34	ms	
t _{prog_page}	programming time	Fast programming	15.29	15.6		
t _{ERASE}	Page (2 Kbytes) erase time	-	22.02	24.47		
+	One bank (128 Kbyte)	Normal programming	1.34	1.49		
t _{prog_bank}	programming time	Fast programming	0.98	1.09	S	
t _{ME}	Mass erase time	-	22.13	24.6	ms	
	Average consumption	Write mode	3.5	-		
	from VDD	Erase mode	3.5	-] \	
I _{DD}	Maximum ourrant (noak)	Write mode	7 (for 6 µs)	-	mA	
	Maximum current (peak)	Erase mode	7 (for 67 μs)	-	1	

^{1.} Guaranteed by design.

Table 45. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Min ⁽¹⁾	Unit
N _{END}	Endurance	T _A = -40 to +105 °C	10	kcycles
		1 kcycle ⁽²⁾ at T _A = 85 °C	30	
		1 kcycle ⁽²⁾ at T _A = 105 °C	15	
	Data retention	1 kcycle ⁽²⁾ at T _A = 125 °C	7	Years
t _{RET}	Data retention	10 kcycles ⁽²⁾ at T _A = 55 °C	30	Tears
		10 kcycles ⁽²⁾ at T _A = 85 °C	15	
		10 kcycles ⁽²⁾ at T _A = 105 °C	10	

^{1.} Guaranteed by characterization results.

^{2.} Cycling performed over the whole temperature range.

5.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 46*. They are based on the EMS levels and classes defined in application note AN1709.

Symbol	Parameter	Conditions	Level/ Class				
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V_{DD} = 3.3 V, T_{A} = +25 °C, f_{HCLK} = 170 MHz, conforming to IEC 61000-4-2	2B				
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	V_{DD} = 3.3 V, T_{A} = +25 °C, f_{HCLK} = 170 MHz, conforming to IEC 61000-4-4	5A				

Table 46. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and pregualification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.



91/145

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f _{HSE} /f _{HCLK}] 8 MHz / 170 MHz	Unit
			0.1 MHz to 30 MHz	3	
		$V_{DD} = 3.6 \text{ V}, T_{A} = 25 \text{ °C},$	30 MHz to 130 MHz	-2	dBuV
S _{EMI}	Peak level		130 MHz to 1 GHz	25	иБμν
			1 GHz to 2 GHz	18	
			EMI Level	4	-

Table 47. EMI characteristics

5.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C, conforming to ANSI/ESDA/JEDEC JS-001	2	2000	٧
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to ANSI/ESDA/JEDEC JS- 002	C1	250	V

Table 48. ESD absolute maximum ratings

^{1.} Guaranteed by characterization results.

Static latch-up

Two complementary static tests are required on three parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78E IC latch-up standard.

Table 49. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	TA = +125 °C conforming to JESD78E	Class II level A

5.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5 μ A/+0 μ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in *Table 50*.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

Table 50. I/O current injection susceptibility

Symbol		Description	Functional susceptibility			
Symbol	Description		Negative injection	Positive injection	Unit	
		All except TT_a, PF2	-5	NA		
$I_{INJ}^{(1)}$	Injected current on pin	Injected current on pin PF2		-0	NA	mA
		TT_a pins	-5	0		

1. Guaranteed by characterization.



5.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 51* are derived from tests performed under the conditions summarized in *Table 16: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant.

Table 51. I/O static characteristics

Symbol	Parameter		Conditions	Min	Тур	Max	Unit	
		All except	1621/2/ 2261/			0.3xV _{DD}		
V _{II} ⁽¹⁾⁽²⁾	I/O input low level	FT_c	1.62 V <v<sub>DD<3.6 V</v<sub>			0.39xV _{DD} -0.06 ⁽³⁾	V	
VIL. Y.	voltage	ET o	2 V <v<sub>DD<2.7 V</v<sub>	-	-	0.3xV _{DD}	V	
		FT_c	1.62 V <v<sub>DD<2.7 V</v<sub>	-	-	0.2.5xV _{DD}		
	I/O input	All except	1.62 V <v<sub>DD<3.6 V</v<sub>	0.7xV _{DD}	-	-		
$V_{IH}{}^{(1)(2)} \\$	high level	FT_c	1.02 V \ V _{DD} \ 3.0 V	0.49xV _{DD} +0.26 ⁽³⁾	-	-	V	
	voltage	FT_c	1.62 V <v<sub>DD<3.6 V</v<sub>	0.7xV _{DD}	-	-		
V _{HYS} ⁽³⁾	Input hysteresis	TT_xx, FT_xxx, NRST	1.62 V <v<sub>DD<3.6 V</v<sub>	-	200	-	mV	
		FT_xx	$0 < V_{IN} \le V_{DD}$	-	-	±100		
		except	$V_{DD} \le V_{IN} \le V_{DD} + 1 V$	-	-	650 ⁽⁴⁾		
		FT_c	V _{DD} +1 V < V _{IN} ≤ 5.5 V	-	-	200 ⁽⁴⁾		
	Input leakage current ⁽³⁾		FT -	$0 \le V_{IN} \le V_{DDMAX}$	-	-	2000	
		FT_c	V _{DD} ≤ V _{IN} <0.5 V	-	-	3000		
			$0 \le V_{IN} \le V_{DD}$	-	-	±150	n ^	
I _{leak}		FT_u, PC3	$V_{DD} \le V_{IN} \le V_{DD} + 1 V$	-	-	±2500	nA	
			$V_{DD} \le V_{IN} \le 5.5 \text{ V}$	-	-	±250		
		ET d	$0 \le V_{IN} \le V_{DD}$	-	-	±4500		
		FT_d	$V_{DD} + 1V \le V_{IN} \le 5.5 \text{ V}$	-	-	±9000		
		TT_xx	$0 \le V_{IN} \le V_{DD}$	-	-	±150		
		11_^^	$V_{DD} \le V_{IN} \le 3.6 \text{ V}$	-	-	2000		
R _{PU}	Weak pull- up equivalent resistor ⁽⁵⁾		$V_{IN} = V_{SS}$	25	40	55	1.0	
R _{PD}	Weak pull- down equivalent resistor ⁽⁵⁾		$V_{IN} = V_{DD}$	25	40	55	kΩ	
C _{IO}	I/O pin capacitance	I/O pin capacitance	-	-	5	-	pF	

^{1.} Refer to Figure 14: I/O input characteristics

- 2. Data based on characterization results, not tested in production
- 3. Guaranteed by design.
- 4. This value represents the pad leakage of the I/O itself. The total product pad leakage is provided by this formula: $I_{Total_Ileak_max} = 10 \ \mu A + [number of I/Os where VIN is applied on the pad] x I_{lkg}(Max).$
- Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 14* for standard I/Os, and in *Figure 14* for 5 V tolerant I/Os.




Figure 14. I/O input characteristics

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 5.2*:

- The sum of the currents sourced by all the I/Os on V_{DD}, plus the maximum consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 13: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V_{SS}, plus the maximum consumption of the MCU sunk on V_{SS}, cannot exceed the absolute maximum rating ΣI_{VSS} (see Table 13: Voltage characteristics).

Output voltage levels

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 16: General operating conditions*. All I/Os are CMOS- and TTL-compliant (FT OR TT unless otherwise specified).

Table 52. Output voltage characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	CMOS port	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	$ I_{IO} $ = 2 mA for FT_c I/Os = 8 mA for other I/Os V _{DD} \geq 2.7 V	V _{DD} -0.4	-	
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	TTL port	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	$ I_{IO} = 2 \text{ mA for FT_c}$ I/Os = 8 mA for other I/Os $V_{DD} \ge 2.7 \text{ V}$	2.4	-	
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	All I/Os except FT_c	-	1.3	V
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	I _{IO} = 20 mA V _{DD} ≥ 2.7 V	V _{DD} -1.3	-	
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	I _{IO} = 1 mA for FT_c	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	I/Os = 4 mA for other I/Os V _{DD} ≥ 1.62 V	V _{DD} -0.45	-	
V _{OLFM+}	Output low level voltage for an FT I/O VDD \geq 2.7 V		-	0.4	
(3)	pin in FM+ mode (FT I/O with "f" option)	I _{IO} = 10 mA V _{DD} ≥ 1.62 V	-	0.4	

The I_{IO} current sourced or sunk by the device must always respect the absolute maximum rating specified in *Table 13:* Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI_{IO}.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 15* and *Table 53*, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 16: General operating conditions*.



^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

^{3.} Guaranteed by design.

Table 53. I/O (except FT_c) AC characteristics⁽¹⁾ (2)

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
			C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	5	
	-	Maximum	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	1	
	frequency	C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	10	MHz	
		C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	1.5		
00			C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	25	
	T-/Tf	Output rise and	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	52	
	Tr/Tf	fall time	C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	17	ns
			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	37	
			C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	25	
		Maximum	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	10	N 41 1-
	Fmax	frequency	C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	50	MHz
04			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	15	
01		Tr/Tf Output rise and fall time	C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	9	
	T-/Tf		C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	16	ns
	11711		C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	4.5	
			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	9	
	- Francisco		C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	50	
		Maximum frequency	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	25	NAL 1-
	Fmax		C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	100 ⁽³⁾	MHz
10			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	37.5	
10			C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	5.8	
	T-/Tf	Output rise and	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	11	
	Tr/Tf	fall time	C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	2.5	ns
			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	5	
			C=30 pF, 2.7 V≤V _{DD} ≤3.6 V	-	120 ⁽³⁾	
	Fmax	Maximum	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	50	NALI-
	rillax	frequency	C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	180 ⁽³⁾	MHz
			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	75	
11			C=30 pF, 2.7 V≤V _{DD} ≤3.6 V	-	3.3	
	Tr/Tf	Output rise and	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	6	no
	11/11	fall time ⁽⁴⁾	C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	1.7	ns
		C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	3.3		



Table 53 I/O (except FT	C,) AC characteristics ^{(1) (2)} (continued)
Table 55. I/O (except F I	C) AC Characteristics, / \ / (continuear

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
	Fmax ⁽⁵⁾	Maximum frequency		-	1	MHz
FM+	Tr/TF ⁽⁴⁾	Output high to low level fall time	C=50 pF, 1.6 V≤V _{DD} ≤3.6 V	-	5	ns

- The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is configured in the SYSCFG_CFGR1 register. Refer to the RM0440 reference manual for a description of GPIO Port configuration register.
- 2. Guaranteed by design.
- 3. This value represented the I/O capability but maximum system frequency is 170 MHz.
- 4. The fall time is defined between 70% and 30% of the output waveform accordingly to I2C specification.
- 5. The maximum frequency is defined with the following conditions:

 - (Tr+ Tf) ≤ 2/3 T. 45%<Duty cycle<55%

Table 54. I/O FT_c AC characteristics⁽¹⁾ (2)

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
	Fmax	Maximum	C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	2	MHz
_	FIIIAX		C=50 pF, 1.6 V≤V _{DD} ≤2.7 V	-	1	IVITZ
0		Output H/L to	C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	170	
	Tr/Tf	L/H level fall time	C=50 pF, 1.6 V≤V _{DD} ≤2.7 V	-	330	ns
	Fmax	Maximum	C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	10	MHz
	Fillax	frequency	C=50 pF, 1.6 V≤V _{DD} ≤2.7 V	-	5	IVII IZ
1		Output H/L to	C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	35	
	Tr/Tf	L/H level fall time	C=50 pF, 1.6 V≤V _{DD} ≤2.7 V	-	65	ns

The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is configured in the SYSCFG_CFGR1 register. Refer to the RM0440 reference manual for a description of GPIO Port configuration register.

2. Guaranteed by design.

DS12959 Rev 1 98/145






Figure 15. I/O AC characteristics definition⁽¹⁾

1. Refer to Table 53: I/O (except FT_c) AC characteristics

5.3.15 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} .

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 16: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)}	NRST input low level voltage	-	-	-	$0.3_{x}V_{DD}$	V
V _{IH(NRST)}	NRST input high level voltage	-	0.7 _x V _{DD}	-	-	V
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	V _{IN} = V _{SS}	25	40	55	kΩ
V _{F(NRST)}	NRST input filtered pulse	-	-	-	70	ns
V _{NF(NRST)}	NRST input not filtered pulse	1.71 V ≤ V _{DD} ≤ 3.6 V	350	-	-	ns

Table 55. NRST pin characteristics⁽¹⁾

^{1.} Guaranteed by design.

^{2.} The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).




Figure 16. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in *Table 55: NRST pin characteristics*. Otherwise the reset is not taken into account by the device.
- 3. The external capacitor on NRST must be placed as close as possible to the device.

5.3.16 Extended interrupt and event controller input (EXTI) characteristics

The pulse on the interrupt input must have a minimal length in order to guarantee that it is detected by the event controller.

Table 56. EXTI input characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
PLEC	Pulse length to event controller	-	20	-	-	ns

^{1.} Guaranteed by design.

5.3.17 Analog switches booster

Table 57. Analog switches booster characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
V _{DD}	Supply voltage	1.62	-	3.6	V
t _{SU(BOOST)}	Booster startup time	-	-	240	μs
	Booster consumption for 1.62 V ≤ V _{DD} ≤ 2.0 V	-	-	250	
I _{DD(BOOST)}	Booster consumption for $2.0 \text{ V} \leq \text{V}_{DD} \leq 2.7 \text{ V}$	-	-	500	μΑ
	Booster consumption for $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-	-	900	

1. Guaranteed by design.

5.3.18 Analog-to-digital converter characteristics

Unless otherwise specified, the parameters given in *Table 58* are preliminary values derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in *Table 16: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Table 58. ADC characteristics⁽¹⁾ (2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V_{DDA}	Analog supply voltage	-	1.62	-	3.6	V	
.,,	Positive	V _{DDA} ≥ 2 V	2	-	V_{DDA}	V	
V _{REF+}	reference voltage	V _{DDA} < 2 V		V_{DDA}		V	
V _{REF-}	Negative reference voltage	-	V_{SSA}			V	
V _{CMIN}	Input common mode	Differential	(V _{REF+} +V _{REF-})/2 - 0.18	(V _{REF+} + V _{REF-})/2 + 0.18		V	
f _{ADC}	ADC clock frequency	Range 1, single ADC operation	0.14	-	60	MHz	
	rrequericy	Range 2	-	-	26		
f _s	Sampling rate, continuous mode	For given resolution and sampling time cycles (t _s)	0.001	f _{ADC} / (sampresolution	Msps		
T _{TRIG}	External trigger	Considering trigger conversion latency time (t _{LATR} or t _{LATRINJ})	-	-	1ms	-	
	репоц	Resolution = 12 bits, f _{ADC=60 MHz}	tconv + [t _{LATR} or t _{LATRINJ}]	-			
V _{AIN} (3)	Conversion voltage range	-	0	-	V _{REF+}	V	
R _{AIN} ⁽⁴⁾	External input impedance	-	-	-	50	kΩ	
C _{ADC}	Internal sample and hold capacitor	-	-	5	5 -		
t _{STAB}	Power-up time	-	1			conversi on cycle	
tau	Calibration time	f _{ADC} = 60 MHz	1.93			μs	
t _{CAL}	Cambradon time	-		1/f _{ADC}			



Table 58. ADC characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
	Trigger	CKMODE = 00	1.5	2	2.5		
	conversion latency Regular	CKMODE = 01	-	-	2.0] ,,,,	
t _{LATR}	and injected	CKMODE = 10	-	-	2.25	1/f _{ADC}	
	channels without conversion abort	CKMODE = 11	-	-	2.125		
	Trigger	CKMODE = 00	2.5	3	3.5		
t _{LATRIN} J	conversion latency Injected	CKMODE = 01	-	-	3.0		
	channels	CKMODE = 10	-	-	3.25	1/f _{ADC}	
	aborting a regular conversion	CKMODE = 11	-	-	3.125		
4	Campling time	f _{ADC} = 60 MHz	0.0416	-	10.675	μs	
ι _S	Sampling time	-	2.5	-	640.5	1/f _{ADC}	
t _{ADCVREG_S}	ADC voltage regulator start-up time	-	-	-	20	μs	
t _{CONV}	Total conversion time (including	f _{ADC} = 60 MHz Resolution = 12 bits	0.25	-	10.883	μs	
	sampling time)	-	t _s [cycles] + res	t_s [cycles] + resolution [bits] +0.5 = 15 to 653			
	ADC	fs = 4 Msps	-	590	730		
I _{DDA} (ADC)	consumption from the VDDA	fs = 1 Msps	-	160	220	μΑ	
	supply	fs = 10 ksps	-	16	50		
	ADC	fs = 4 Msps	-	110	140		
I _{DDV_S} (ADC	consumption from the V _{RFF+}	fs = 1 Msps	-	30	40	μA	
)	single ended mode	fs = 10 ksps	-	0.6	2] '	
	ADC	fs = 4 Msps	-	220	270		
I _{DDV_D} (ADC	consumption from the V _{REF+}	fs = 1 Msps	-	60	70	μA	
,	differential mode	fs = 10 ksps	-	1.3	3		

^{1.} Guaranteed by design

^{2.} The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4V). It is disable when $V_{DDA} \ge 2.4$ V.

V_{REF+} can be internally connected to V_{DDA}, depending on the package. Refer to Section 4: Pinouts and pin description for further details.

^{4.} The maximum value of RAIN can be found in Table 59: Maximum ADC RAIN.

The maximum value of R_{AIN} can be found in *Table 59: Maximum ADC RAIN*.

Table 59. Maximum ADC R_{AIN}⁽¹⁾⁽²⁾

Deschution	Sampling cycle	Sampling time		nax (Ω)
Resolution	@60 MHz	[ns] @60 MHz	Fast channels ⁽³⁾	Slow channels ⁽⁴⁾
	2.5	41.67	100	N/A
	6.5	108.33	330	100
	12.5	208.33	680	470
12 hita	24.5	408.33	1500	1200
12 bits	47.5	791.67	2200	1800
	92.5	1541.67	4700	3900
	247.5	4125	12000	10000
	640.5	10675	39000	33000
	2.5	41.67	120	N/A
10 bits	6.5	108.33	390	180
	12.5	208.33	820	560
	24.5	408.33	1500	1200
	47.5	791.67	2200	1800
	92.5	1541.67	5600	4700
	247.5	4125	12000	10000
	640.5	10675	47000	39000
	2.5	41.67	180	N/A
	6.5	108.33	470	270
	12.5	208.33	1000	680
8 bits	24.5	408.33	1800	1500
o dils	47.5	791.67	2700	2200
	92.5	1541.67	6800	5600
	247.5	4125	15000	12000
	640.5	10675	50000	50000
	2.5	41.67	220	N/A
	6.5	108.33	560	330
	12.5	208.33	1200	1000
6 hita	24.5	408.33	2700	2200
6 bits	47.5	791.67	3900	3300
	92.5	1541.67	8200	6800
	247.5	4125	18000	15000
	640.5	10675	50000	50000

- 1. Guaranteed by design.
- 2. The I/O analog switch voltage booster is enabled when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4V). It is disabled when $V_{DDA} \ge 2.4$ V.
- 3. Fast channels are: ADCx_IN1 to ADCx_IN5.
- 4. Slow channels are: all ADC inputs except the fast channels.

Table 60. ADC accuracy - limited test conditions 1⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Co	nditions ⁽⁴⁾		Min	Тур	Max	Unit
			Single	Fast channel (max speed)	-	5.9	6.9	
ЕТ	Total		ended	Slow channel (max speed)	-	5.5	6.9	
	_		Differential	Fast channel (max speed)	-	4.6	5.6	
				Slow channel (max speed)	-	4	5.6	
			Single	Fast channel (max speed)	-	2.5	4	
EO Offset error		ended	Slow channel (max speed)	-	1.9	4		
EO	Oliset error		Differential	Fast channel (max speed)	-	1.8	2.8	
			Differential	Slow channel (max speed)	-	1.1	2.8	
			Single	Fast channel (max speed)	-	4.6	6.6	
F.C.	EG Gain error		ended	Slow channel (max speed)	-	4.5	6.6	LCD
EG			Differential	Fast channel (max speed)	-	3.6	4.6	LSB
			Differential	Slow channel (max speed)	-	3.3	4.6	
			onigic	Fast channel (max speed)	-	1.1	1.9	
ED	Differential	nearity Single ADC operation ADC clock		Slow channel (max speed)	-	1.3	1.9	- - -
ED	, ,		Differential	Fast channel (max speed)	-	1.3	1.6	
				Slow channel (max speed)	-	1.4	1.6	
		Continuous mode, sampling	Single	Fast channel (max speed)	-	2.3	3.4	
		· · · · · · · · · · · · · · · · · · ·	ended	Slow channel (max speed)	-	2.4	3.4	_
EL		Slow channels@2Msps	Differential	Fast channel (max speed)	-	2.1	3.2	
			ended Differential Single	Slow channel (max speed)	-	2.2	3.2	
			Single	Fast channel (max speed)	10.4	10.6	-	
ENOB	Effective number of		ended	Slow channel (max speed)	10.4	10.6	-	hita
ENOB	bits		Differential	Fast channel (max speed)	10.8	10.9	-	bits
			Dillerential	Slow channel (max speed)	10.8	10.9	-	
	Circus I to		Single	Fast channel (max speed)	64.4	65.6	-	
SINAD	Signal-to- noise and		ended	Slow channel (max speed)	64.4	65.6	-	
SINAD	distortion ratio		Differential	Fast channel (max speed)	66.8	67.5	-	
	Tallo		Dillerential	Slow channel (max speed)	66.8	67.5	-	
			Single	Fast channel (max speed)	65	66.9	ı	dB
	Cianal to		ended	Slow channel (max speed)	65	66.9	-	
SNR	Signal-to- noise ratio			Fast channel (max speed)	67	69	ı	
			Differential	Slow channel (max speed)	67	69	-	



Table 60. ADC accuracy - limited test conditions $1^{(1)(2)(3)}$ (continued)

Symbol	Parameter	Con	Conditions ⁽⁴⁾				Max	Unit
THD		Single ADC operation ADC clock	Single	Fast channel (max speed)	-	-73	-72	
	Tatal	frequency ≤ 60 MHz, V _{DDA} = VREF+ = 3 V, TA =	ended	Slow channel (max speed)	-	-73	-72	
	Total harmonic	25 °C		Fast channel (max speed)	-	-73	-72	dB
	distortion	Continuous mode, sampling rate: Fast channels@4Msps Slow channels@2Msps	Differential	Slow channel (max speed)	-	-73	-72	QD

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- 3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when VDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when VDDA < 2.4 V). It is disable when VDDA ≥ 2.4 V. No oversampling.

Table 61. ADC accuracy - limited test conditions $2^{(1)(2)(3)}$

Sym- bol	Parameter		Conditions ⁽⁴))	Min	Тур	Max	Unit
			Single	Fast channel (max speed)	-	5.9	8.4	
ГТ	Total		ended	Slow channel (max speed)	-	5.5	8	
ET	unadjusted error		Differential	Fast channel (max speed)	-	4.6	6.6	
			Differential	Slow channel (max speed)	-	4	6	
			Single	Fast channel (max speed)	-	2.5	6	
F0	50 0"		ended	Slow channel (max speed)	-	1.9	6.9	
EO Offset error		Differential	Fast channel (max speed)	-	1.8	3.3		
		Dillerential	Slow channel (max speed)	-	1.1	3.3		
			Single	Fast channel (max speed)	-	4.6	8.1	
EC	Coin orror		ended	Slow channel (max speed)	-	4.5	8.1	LSB
EG	EG Gain error		Fast channel (max speed)	-	3.6	4.6	LOD	
		Differential	Slow channel (max speed)	-	3.3	4.6	1	
		earity or Single ADC operation ADC clock frequency ≤ 60 MHz, 2 V ≤ V _{DDA} Continuous mode, sampling	Single ended	Fast channel (max speed)	-	1.1	1.8	- - -
ED	Differential			Slow channel (max speed)	-	1.3	1.8	
error	1		Differential	Fast channel (max speed)	-	1.3	1.6	
				Slow channel (max speed)	-	1.4	1.6	
		egral Slow channels@2Msps Sor	Single ended	Fast channel (max speed)	-	2.3	4.4	
EL	Integral			Slow channel (max speed)	-	2.4	4.4	
LL	error		Differential	Fast channel (max speed)	-	2.1	4.1	
				Slow channel (max speed)	-	2.2	3.7	
			Single	Fast channel (max speed)	10	10.6	ı	
ENOB	Effective number of		ended	Slow channel (max speed)	10	10.6	ı	bits
LINOB	bits		Differential	Fast channel (max speed)	10.7	10.9	ı	Dita
			Differential	Slow channel (max speed)	10.7	10.9	ı	
	Signal-to-		Single	Fast channel (max speed)	62	65.6	ı	
SINAD	noise and		ended	Slow channel (max speed)	62	65.6	-	
SINAD	distortion ratio		Differential	Fast channel (max speed)	65	67.5	-	
Tatio		Dillerential	Slow channel (max speed)	65	67.5	-	- dB	
			Single	Fast channel (max speed)	64	66.9	-	ub
SNR	Signal-to-		ended	Slow channel (max speed)	64	66.9	-]
GINIX	noise ratio		Differential	Fast channel (max speed)	66.5	69	-	
			Difficial	Slow channel (max speed)	66.5	69	-	



Table 61. ADC accuracy - limited test conditions $2^{(1)(2)(3)}$ (continued)

Sym- bol	Parameter	Conditions ⁽⁴⁾			Min	Тур	Max	Unit
		Single ADC operation	Single	Fast channel (max speed)	-	-73	-65	
,	Total	ADC clock frequency ≤ 60 MHz, 2 V ≤ V _{DDA}	ended	Slow channel (max speed)	-	-73	-67	dB
THD	harmonic	Continuous mode, sampling		Fast channel (max speed)	-	-73	-70	dB
	distortion	rate: Fast channels@4Msps Slow channels@2Msps	Differential	Slow channel (max speed)	1	-73	-71	

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- 3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disable when $V_{DDA} \ge 2.4$ V. No oversampling.

Table 62. ADC accuracy - limited test conditions 3⁽¹⁾⁽²⁾⁽³⁾

Sym- bol	Parameter		Conditions	₅ (4)	Min	Тур	Max	Unit
			Single	Fast channel (max speed)	-	5.9	7.9	
	Total		ended	Slow channel (max speed)	-	5.5	7.5	
ET	unadjusted error		D:#fanantial	Fast channel (max speed)	-	4.6	7.6	
			Differential	Slow channel (max speed)	-	4	5.5	
			Single	Fast channel (max speed)	-	2.5	5.5	
F0	Offeet error		ended	Slow channel (max speed)	-	1.9	5.5	
EO	Offset error		Differential	Fast channel (max speed)	-	1.8	3.5	
			Differential	Slow channel (max speed)	-	1.1	3	1
			Single	Fast channel (max speed)	-	4.6	7.1	
F0	Cain arrar		ended	Slow channel (max speed)	-	4.5	7	
EG	Gain error		Differential	Fast channel (max speed)	-	3.6	4.1	LSB
			Differential	Slow channel (max speed)	-	3.3	4.8	
	Differential Single ADC operation ADC clock frequency ≤	Single	Fast channel (max speed)	-	1.1	1.9		
		ADC clock frequency ≤	ended	Slow channel (max speed)	-	1.3	1.9]
ED linearity error	60 MHz,	D:#ftil	Fast channel (max speed)	-	1.3	1.6	1	
		1.62 V ≤ V _{DDA} = V _{REF+} ≤ 3.6 V,	Differential	Slow channel (max speed)	-	1.4	1.6	
		Continuous mode,	Single	Fast channel (max speed)	-	2.3	4.4	
	Integral	TEAST CHADDEIS(0)4IVISOS T	ended	Slow channel (max speed)	-	2.4	4.4	
EL	linearity error		Differential	Fast channel (max speed)	-	2.1	3.7	
			Differential	Slow channel (max speed)	-	2.2	3.7	
			Single	Fast channel (max speed)	10	10.6	-	
ENOB	Effective number of		ended	Slow channel (max speed)	10	10.6	-	hito
ENOB	bits		Differential	Fast channel (max speed)	10.6	10.9	-	bits
			Differential	Slow channel (max speed)	10.6	10.9	-	
	0:11-		Single	Fast channel (max speed)	62	65.6	-	
CINIAD	Signal-to- noise and		ended	Slow channel (max speed)	62	65.6	-	
SINAD	SINAD distortion ratio		Differential	Fast channel (max speed)	65	67.5	-	
			Differential	Slow channel (max speed)	65	67.5	-	٩D
			Single	Fast channel (max speed)	63	66.9	-	dB
SNR	Signal-to-		ended	Slow channel (max speed)	63	66.9	-	
SINK	noise ratio		D:#: # # #	Fast channel (max speed)	66	69	-	
			Differential	Slow channel (max speed)	66	69	-	



Table 62. ADC accuracy - limited test conditions $3^{(1)(2)(3)}$ (continued)

Sym- bol	Parameter		Conditions ⁽⁴⁾			Тур	Max	Unit
		Single ADC operation	Single	Fast channel (max speed)	-	-73	-67	
		ADC clock frequency ≤ e 60 MHz.	ended	Slow channel (max speed)	-	-73	-67	
	Total	1.62 V ≤ V _{DDA} = V _{REF+}	Fast channel (max speed)	-	-73	-71		
THD harmonic distortion	≤ 3.6 V, Continuous mode, sampling rate: Fast channels@4Msps Slow channels@2Msps	Differential	Slow channel (max speed)	-	-73	-71	dB	

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- 3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disable when $V_{DDA} \ge 2.4$ V. No oversampling.






Figure 17. ADC accuracy characteristics





- 1. Refer to Table 58: ADC characteristics for the values of R_{AIN} and C_{ADC}.
- C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (refer to *Table 51: I/O static characteristics* for the value of the pad capacitance). A high C_{parasitic} value downgrades conversion accuracy. To remedy this, f_{ADC} should be reduced.
- 3. Refer to Table 51: I/O static characteristics for the values of I_{lka}.

General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 7: Power supply scheme*. The decoupling capacitor on V_{DDA} should be ceramic (good quality) and it should be placed as close as possible to the chip.

57

5.3.19 Digital-to-Analog converter characteristics

Table 63. DAC 1MSPS characteristics⁽¹⁾

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage for DAC ON	DAC output bu pin not connec connection only		1.71	-	3.6	
		Other modes		1.80	-		
V _{REF+}	Positive reference voltage	DAC output bu pin not connec connection only		1.71 - V _E		V _{DDA}	V
		Other modes		1.80	-		
V _{REF-}	Negative reference voltage		-		V _{SSA}		
D	Resistive load	DAC output	connected to V _{SSA}	5	-	-	kΩ
R_L	Resistive load	buffer ON	connected to V _{DDA}	25	-	-	K12
R_{O}	Output Impedance	DAC output bu	ffer OFF	9.6	11.7	13.8	kΩ
В	Output impedance sample	V _{DD} = 2.7 V		-	-	2	10
R_{BON}	and hold mode, output buffer ON	V _{DD} = 2.0 V		-	-	3.5	kΩ
_	Output impedance sample	V _{DD} = 2.7 V		-	-	16.5	
R_{BOFF}	and hold mode, output buffer OFF	V _{DD} = 2.0 V		-	-	18.0	kΩ
C_L	Conscitive load	DAC output buffer ON		-	-	50	pF
C _{SH}	Capacitive load	Sample and ho	old mode	-	0.1	1	μF
V _{DAC_OUT}	Voltage on DAC_OUT output	DAC output bu	ffer ON	0.2	-	V _{REF+} - 0.2	V
	Output	DAC output bu	ffer OFF	0	-	V _{REF+}	
			±0.5 LSB	-	1.7	3	
	Settling time (full scale: for	Normal mode DAC output	±1 LSB	-	1.6	2.9	
	a 12-bit code transition between the lowest and the	buffer ON	±2 LSB	-	1.55	2.85	
t _{SETTLING}	highest input codes when	CL ≤ 50 pF, RL ≥ 5 kΩ	±4 LSB	-	1.48	2.8	μs
	DAC_OUT reaches final value)		±8 LSB	-	1.4	2.75	
	,	Normal mode DAC output buffer OFF, ±1LSB, CL = 10 pF		-	2	2.5	
. (2)	Wakeup time from off state (setting the ENx bit in the	Normal mode I CL ≤ 50 pF, RL	DAC output buffer ON $_{-} \ge 5 \text{ k}\Omega$	-	4.2	7.5	
t _{WAKEUP} ⁽²⁾	DAC Control register) until final value ±1 LSB	Normal mode DAC output buffer OFF, CL ≤ 10 pF		-	2	5	μs
PSRR	V _{DDA} supply rejection ratio	Normal mode I CL ≤ 50 pF, RL	DAC output buffer ON $_{-}$ = 5 kΩ, DC	-	-80	-28	dB



Table 63. DAC 1MSPS characteristics⁽¹⁾ (continued)

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit	
T _{W_to_W}	Minimal time between two consecutive writes into the DAC_DORx register to guarantee a correct DAC_OUT for a small variation of the input code (1 LSB) DAC_MCR:MODEx[2:0] = 000 or 001 DAC_MCR:MODEx[2:0] = 010 or 011	CL ≤ 50 pF, RL ≥ 5 kΩ CL ≤ 10 pF		1 1.4	-	-	μѕ	
		DAC_OUT	DAC output buffer ON, C _{SH} = 100 nF	-	0.7	3.5	me	
	Sampling time in sample and hold mode (code transition between the		pin connected	DAC output buffer OFF, C _{SH} = 100 nF	-	10.5	18	ms
^t SAMP		DAC_OUT pin not connected (internal connection only)	DAC output buffer OFF	-	2	3.5	μs	
I _{leak}	Output leakage current	Sample and ho DAC_OUT pin		-	-	_(3)	nA	
Cl _{int}	Internal sample and hold capacitor		-	5.2	7	8.8	pF	
t _{TRIM}	Middle code offset trim time	DAC output bu	ffer ON	50	-	-	μs	
V	Middle code offset for 1 trim	V _{REF+} = 3.6 V		-	1500	-	μV	
V _{offset}	code step	V _{REF+} = 1.8 V		-	750	-	μν	
		DAC output	No load, middle code (0x800)	-	315	500		
		buffer ON	No load, worst code (0xF1C)	-	450	670		
I _{DDA} (DAC)	DAC consumption from V _{DDA}	DAC output buffer OFF	No load, middle code (0x800)	-	-	0.2	μA	
		Sample and hold mode, C _{SH} = 100 nF		-	315 x Ton/(Ton +Toff) (4)	670 x Ton/(Ton +Toff) (4)		

	a discontinued								
Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit		
	DAC consumption from V _{REF+}	DAC output	No load, middle code (0x800)	-	185	240			
		buffer ON	No load, worst code (0xF1C)	-	340	400			
		DAC output buffer OFF	No load, middle code (0x800)	-	155	205			
I _{DDV} (DAC)		•	Sample and hold mode, buffer ON, C_{SH} = 100 nF, worst case		185 x Ton/(Ton +Toff) (4)	400 x Ton/(Ton +Toff) (4)	μA		
		Sample and hold mode, buffer OFF, C _{SH} = 100 nF, worst case		-	155 x Ton/(Ton +Toff) (4)	205 x Ton/(Ton +Toff) (4)			

Table 63. DAC 1MSPS characteristics⁽¹⁾ (continued)

- Guaranteed by design.
- 2. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).
- 3. Refer to Table 51: I/O static characteristics.
- 4. Ton is the Refresh phase duration. Toff is the Hold phase duration. Refer to RM0440 reference manual for more details.




Figure 19. 12-bit buffered / non-buffered DAC

 The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

Table 64. DAC 1MSPS accuracy⁽¹⁾

Symbol	Parameter	Conditio	ns	Min	Тур	Max	Unit	
DAII	Differential non	DAC output buffer ON		-	-	±2		
DNL	linearity (2)	DAC output buffer OFF		-	-	±2		
-	monotonicity	10 bits		(Guarantee	d		
INL	Integral non	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±4		
INL	linearity ⁽³⁾	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±4		
		DAC output buffer ON	V _{REF+} = 3.6 V	-	-	±12	LOD	
Offset	Offset error at code 0x800 ⁽³⁾	CL ≤ 50 pF, RL ≥ 5 kΩ	V _{REF+} = 1.8 V	-	-	±25	LSB	
		DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±8		
Offset1	Offset error at code 0x001 ⁽⁴⁾	DAC output buffer OFF CL ≤ 50 pF, no RL	_	-	-	±5		
OffsetCal		DAC output buffer ON	V _{REF+} = 3.6 V	-	-	±5		
		I (.		V _{REF+} = 1.8 V	-	-	±7	
Coin	Gain error ⁽⁵⁾	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±0.5	%	
Gain	Gain enois?	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±0.5	70	
TUE	Total	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±30	LSB	
TOE	unadjusted error	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±12	LOD	
TUECal	Total unadjusted error after calibration	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±23	LSB	
SNR	Signal-to-noise	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ 1 kHz, BW 500 kHz		-	71.2	-	٩D	
SINK	ratio	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz BW 500 kHz		-	71.6	-	- dB	
THD	Total harmonic	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ, 1	kHz	-	-78	-	dB	
וחט	distortion	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz		-	-79	-	uБ	

Table 64. DAC 1MSPS	accuracy ⁽¹⁾	(continued)
---------------------	-------------------------	-------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
SINAD	Signal-to-noise and distortion ratio	DAC output buffer ON CL \leq 50 pF, RL \geq 5 k Ω , 1 kHz	-	70.4	-	dB
		DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz	-	71	-	uв
ENOB Effective number of b	Effective	DAC output buffer ON CL \leq 50 pF, RL \geq 5 k Ω , 1 kHz	-	11.4	-	bito
	number of bits	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz	-	11.5	-	bits

- 1. Guaranteed by design.
- 2. Difference between two consecutive codes 1 LSB.
- 3. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.
- 4. Difference between the value measured at Code (0x001) and the ideal value.
- Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is OFF, and from code giving 0.2 V and (V_{REF+} – 0.2) V when buffer is ON.

Table 65. DAC 15MSPS characteristics⁽¹⁾

Symbol	Parameter	Conditions	S	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage for DAC ON	-		1.71	-	3.6	
V _{REF+}	Positive reference voltage	-		1.71	-	V_{DDA}	V
V _{REF-}	Negative reference voltage	-		V _{SSA}			
V _{DAC_OUT}	Voltage on DAC_OUT output	-		0	-	V _{REF+}	V
	Settling time (full scale: for		10%-90%	-	16	22	
		VDDA>2,7V With One comparator on DAC output	5%-95%	-	21	29	-
			1%-99%	-	33	46	
			32lsb	-	40	53	
	a 12-bit code transition between the lowest and the		1lsb	-	64	87	
t _{SETTLING}	highest input codes when DAC OUT reaches final		10%-90%	-	24	32	ns
	value)	VDDA>2,7V	5%-95%	-	32	43	
		With One comparator and OPAMP on DAC output	1%-99%	-	49	67	
			32lsb	-	57	75	
			1lsb	-	93	125	



Table 65. DAC 15MSPS characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	6	Min	Тур	Max	Unit
			10%-90%	-	16	88	
		VDDA<2,7V	5%-95%	-	21	116	
		With One comparator	1%-99%	-	33	181	
	Settling time (full scale: for a 12-bit code transition	on DAC output	32lsb	-	40	196	
+	between the lowest and the		1lsb	-	64	332	ne
t _{SETTLING}	highest input codes when DAC_OUT reaches final		10%-90%	-	24	128	ns
	value)	VDDA<2,7V	5%-95%	-	32	170	
		With One comparator and OPAMP on DAC output 1%-99% 32lsb 1lsb	1%-99%	-	49	265	
			32lsb	-	57	284	
			1lsb	-	93	483	
t _{WAKEUP} (2)	Wakeup time from off state (setting the ENx bit in the DAC Control register) until final value ±1 LSB	Normal mode CL ≤ 10 pF		-	1.4	3.5	μs
DODD	\/	VDD > 2.7 V		65	85	-	-10
PSRR	V _{DDA} supply rejection ratio	VDD <2.7 V		40	85	-	- dB
t _{SAMP}	Sampling time in sample and hold mode (code transition between the lowest input code and the highest input code when DACOUT reaches final value ±1LSB)	-		-	TBD	TBD	μs
Cl _{int}	Internal sample and hold capacitor	-		-	4	5	pF
dV/dt (hold phase)	Voltage decay rate in Sample and hold mode, during hold phase	CSH = 4 pF T = 55°C		-	TBD	-	μV/ms
I _{DDA} (DAC)	DAC consumption from V_{DDA}	No load, middle code (0x800)		-	TBD	TBD	- μΑ
I _{DDV} (DAC)	DAC consumption from V _{REF+}	No load, middle code (0	0x800) ⁽³⁾	-	720	955	μΛ

^{1.} Guaranteed by design.


^{2.} In buffered mode, the output can overshoot above the final value for low input code (starting from min value).

^{3.} Worst case consumption is at code 0x800.

Table 66.	DAC	15MSPS	accuracy ⁽¹⁾
-----------	-----	--------	-------------------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
DNL	Differential non linearity (2)	-	-2	-	2	
INL	Integral non linearity ⁽³⁾	CL ≤ 50 pF, no RL	-5	-	5	
TUE	Total unadjusted error	CL ≤ 50 pF, no RL	-5	-	5	LSB
DCS	Dynamic code spike	Spike amplitude on DAC voltage when DAC output value is decreasing	-	0	4	

- 1. Guaranteed by design.
- 2. Difference between two consecutive codes 1 LSB.
- 3. Difference between measured value at code i and the value at code i on a line drawn between code 0 and last code 4095. Offset error is included.



118/145 DS12959 Rev 1





Figure 21. $V_{REFOUT\ TEMP}$ in case VRS = 01





5.3.20 Comparator characteristics

Table 67. COMP characteristics⁽¹⁾

Symbol	Parameter	Conc	litions	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage		-	1.62	-	3.6	
V _{IN}	Comparator input voltage range		-	0	-	V_{DDA}	V
V _{BG} ⁽²⁾	Scaler input voltage	-		\	/REFIN	Γ	
V _{SC} ⁽³⁾	Scaler offset voltage		-	-	±5	±10	mV
I (SCALED)	Scaler static consumption from	BRG_EN=0 (br	idge disable)	-	200	300	nA
I _{DDA} (SCALER)	V_{DDA}	V _{DDA} BRG_EN=1 (bridge enable) -	V _{DDA} BRG_EN=1 (bridge enable) -	0.8	1	μΑ	
t _{START_SCALER}	Scaler startup time		-	-	100	200	μs
t _{START}	Comparator startup time to reach propagation delay specification	-		-	-	5	μs
t _D ⁽⁴⁾	Propagation delay for 200 mV 50pF	50pF load on	V _{DDA} < 2.7 V	-	-	35	ns
rD, ,	step with 100 mV overdrive	output V _{DDA} ≥2.7 V	-	16.7	31	ns	
V _{offset} ⁽³⁾	Comparator offset error	Full V _{DDA} voltage temperature rar		-9	-6/+2	3	mV
		HYST[2:0] = 0		-	0	-	
		HYST[2:0] =1 HYST[2:0] = 2		4	9	16	
				7	18	32	
V.	Comparator hysteresis	HYST[2:0] = 3		11	27	47	mV
V_{hys}	Comparator hysteresis	HYST[2:0] = 4		15	36	63	mv
		HYST[2:0] = 5		19	45	79	
		HYST[2:0] = 6 HYST[2:0] = 7		23	54	95	
				HYST[2:0] = 7	26	63	110
	Comparator consumption from	Static		ı	450	720	
I _{DDA} (COMP)	V _{DDA}	With 50 kHz ±100 mV overdrive square signal		-	TBD	-	μΑ

^{1.} Guaranteed by design, unless otherwise specified.

^{2.} Refer to Table 19: Embedded internal voltage reference.

^{3.} Guaranteed by characterization results.

^{4.} Typical value (3V) is an average for all comparators propagation delay.

5.3.21 Operational amplifiers characteristics

Table 68. OPAMP characteristics^{(1) (2)}

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage	-	2	3.3	3.6	V
CMIR	Common mode input range	-	0	-	V_{DDA}	٧
M	Input offset voltage	25 °C, No Load on output.	-	-	±1.5	m\/
VI _{OFFSET}	Input offset voltage	All voltage/temperature.	-	-	±3	mV
ΔVI _{OFFSET}	Input offset voltage drift	-	-	±10	-	μV/°C
TRIMOFFSE TP	Offset trim step at low common input voltage (0.1 x V _{DDA})	-	-	1.1	1.2	mV .
TRIMOFFSE TN	Offset trim step at high common input voltage (0.9 x V _{DDA})	-	-	1.3	1.65	1110
I_{LOAD}	Drive current	-	-	1	500	
I _{LOAD_PGA}	Drive current in PGA mode	-	-	-	270	μA
C _{LOAD}	Capacitive load	-	-	-	50	pF
CMRR	Common mode rejection ratio	-	-	60	-	dB
PSRR	Power supply rejection ratio	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 4 \text{ k}\Omega \text{ DC Vcom=V}_{DDA}/2$	TBD	80	-	dB
GBW	Gain Bandwidth Product	100mV ≤ Output dynamic range ≤ VDDA - 100mV	7	13	-	MHz
op(3)	Slew rate	Normal mode	2.5	6.5	-	.,,
SR ⁽³⁾	(from 10 and 90% of output voltage)	High-speed mode	18	45	-	V/µs
40	On an In an arriv	100mV ≤ Output dynamic range ≤ VDDA - 100mV	65	95	-	4D
AO	Open loop gain	200mV ≤ Output dynamic range ≤ VDDA - 200mV	75	95	-	dB
V _{OHSAT} ⁽³⁾	High saturation voltage	I_{load} = max or R_{load} = min Input at V_{DDA} . Follower mode	V _{DDA} - 100	-	-	m\/
V _{OLSAT} ⁽³⁾	Low saturation voltage	I _{load} = max or R _{load} = min Input at 0. Follower mode	-	-	100	- mV
ϕ_{m}	Phase margin	Follower mode, Vcom=V _{DDA} /2	-	65	-	0
GM	Gain margin	Follower mode, Vcom=V _{DDA} /2	-	10	-	dB



Table 68. OPAMP characteristics^{(1) (2)} (continued)


Symbol	Parameter	Conditions	Conditions		Тур	Max	Unit
	Wake up time from	Normal mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 4 \text{ k}\Omega$ follower configuration	-	3	6	
	OFF state.	High-speed mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 20 \text{ k}\Omega$ follower configuration	-	3	6	μs
I _{bias}	OPAMP input bias current	See I _{leak} parameter in 7	able 51: I/O statio	c charac	cteristics f	or given	pin.
		PGA Gain = 2 0.1 ≤ Out			-	2	
		dynamic range ≤ VDDA - 0.1	VDDA ≥ 2.2	-1	-	1	
		PGA Gain=4, 100mV ≤ Output dynamic range ≤ VDDA - 100mV		-1	-	1	
	Non inverting gain value ⁽⁴⁾	PGA Gain=8 100mV ≤ Output range ≤ VDDA - 100mV		-1	-	1	-
	value v	PGA Gain=16, 100mV ≤ C range ≤ VDDA - 100mV	PGA Gain=16, 100mV ≤ Output dynamic range ≤ VDDA - 100mV		-	1	
		PGA Gain=32 200mV ≤ O 200mV	PGA Gain=32 200mV ≤ Output ≤ VDDA - 200mV		-	2	
DCA gain		PGA Gain=64 200mV ≤ Output dynamic range ≤ VDDA - 200mV		-2	-	2	
PGA gain		PGA Gain = -1	VDDA < 2.2	-2	-	2	
		100mV ≤ Output dynamic range ≤ VDDA - 100mV	VDDA ≥ 2.2	-1	ı	1	
		PGA Gain=-3, 100mV ≤ O range ≤ VDDA - 100mV	PGA Gain=-3, 100mV ≤ Output dynamic range ≤ VDDA - 100mV		-	1	
	Inverting gain value	PGA Gain=-7 100mV ≤ Ou range ≤ VDDA - 100mV	itput dynamic	-1	-	1	-
		PGA Gain=-15, 100mV ≤ 0 range ≤ VDDA - 100mV	PGA Gain=-15, 100mV ≤ Output dynamic range ≤ VDDA - 100mV		-	1	
		PGA Gain=-31 200mV ≤ C 200mV	output ≤ VDDA -	-2	-	2	
		PGA Gain=-63 200mV ≤ C range ≤ VDDA - 200mV	Output dynamic	-5	-	2	

Table 68. OPAMP characteristics⁽¹⁾ (continued)

Symbol	Parameter	Condition	s	Min	Тур	Max	Unit
		PGA Gain = 2		-	10/10	-	
	DO/D4 into we al	PGA Gain = 4		-	30/10	-	
	R2/R1 internal resistance values in	PGA Gain = 8		-	70/10	-	
	non-inverting PGA mode ⁽⁵⁾	PGA Gain = 16		-	150/10	-	
	mode	PGA Gain = 32		-	310/10	-	
Б		PGA Gain = 64		-	630/10	-	kΩ/k
R _{network}		PGA Gain = -1		-	10/10	-	Ω
		PGA Gain = -3		-	30/10	-	
	R2/R1 internal	PGA Gain = -7		-	70/10	-	
resistance values in inverting PGA mode	inverting PGA mode ⁽⁵⁾	PGA Gain = -15		-	150/10	-	
	-	PGA Gain = -31		-	310/10	-	
		PGA Gain = -63		-	630/10	-	
Delta R	Resistance variation (R1 or R2)	-	-		-	+15	%
		Gain = 2		-	GBW/2	-	
	PGA bandwidth for different non inverting gain	Gain = 4		-	GBW/4	-	- MHz
		Gain = 8		-	GBW/8	-	
		Gain = 16		-	GBW/16	-	
		Gain = 32		-	GBW/32	-]
DOA DW		Gain = 64		-	GBW/64	-	
PGA BW		Gain = -1		-	GBW/2	-	
		Gain = -3		-	GBW/4	-	
	PGA bandwidth for	Gain = -7		-	GBW/8	-	N 41 1-
	different inverting gain	Gain = -15		-	GBW/16	-	MHz
		Gain = -31		-	GBW/32	-	
		Gain = -63		-	GBW/64	-	
-NI	Valtaga maiaa damaitu	at 1 kHz, Output loaded w	ith 4 kΩ	-	250	-	nV/√
eN	Voltage noise density	at 10 kHz, Output loaded	with 4 kΩ	-	90	-	Hz
I (ODAMD)	OPAMP consumption	Normal mode	No load,	-	1.3	2.2	A
from VDDA ADC sampling		High-speed mode	follower mode	-	1.4	2.6	mA
	ADC sampling time	V _{DDA} < 2V	•	300	-	-	
T _{S_OPAMP_VO} UT	when reading the OPAMP output. OPAINTOEN=1	V _{DDA} ≥ 2V		200	-	-	ns
I _{DDA} (OPAMPI	OPAMP consumption	Normal mode	no load,	-	0.45	0.7	_
NT)	from V _{DDA} . OPAINTOEN=1	High-speed mode	follower mode	-	0.5	8.0	mA



- 1. Guaranteed by design, unless otherwise specified.
- 2. Data guaranteed on normal and high speed mode unless otherwise specified.
- 3. Guaranteed by characterization results.
- 4. Valid also for inverting gain configuration with external bias.
- 5. R2 is the internal resistance between OPAMP output and OPAMP inverting input. R1 is the internal resistance between OPAMP inverting input and ground. The PGA gain =1+R2/R1



124/145 DS12959 Rev 1



5.3.22 Temperature sensor characteristics

Table 69. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit	
T _L ⁽¹⁾	V _{TS} linearity with temperature	-	±1	±2	°C	
Avg_Slope ⁽¹⁾	Average slope	2.3	2.5	2.7	mV/°C	
V ₃₀	Voltage at 30°C (±5 °C) ⁽²⁾	0.742	0.76	0.785	V	
t _{START-RUN} (1)	Start-up time in Run mode (start-up of buffer)	-	8	15	μs	
t _{START_CONT} (3)	Start-up time when entering in continuous mode	-	70	120	μs	
t _{S_temp} ⁽¹⁾	ADC sampling time when reading the temperature	5	-	-	μs	
I _{DD} (TS) ⁽¹⁾	Temperature sensor consumption from VDD, when selected by ADC	-	4.7	7	μΑ	

^{1.} Guaranteed by design.

5.3.23 Timer characteristics

The parameters given in the following tables are guaranteed by design.

Refer to Section 5.3.14: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 70. TIMx⁽¹⁾ characteristics⁽²⁾

Symbol	Parameter	Conditions	Min	Max	Unit
t ====	Timer resolution time	-	1	-	t _{TIMxCLK}
t _{res(TIM)}	Timer resolution time	f _{TIMxCLK} = 170 MHz	6.66	-	ns
	Timer external clock	-	0	f _{TIMxCLK} /2	MHz
f _{EXT}	frequency on CH1 to CH4	f _{TIMxCLK} = 170 MHz	0	75	MHz
Res _{TIM}	Timer resolution	TIMx (except TIM2)	-	16	bit
	Timer resolution	TIM2	-	32	DIL
t	16-bit counter clock	-	1	65536	t _{TIMxCLK}
^t COUNTER	period	f _{TIMxCLK} = 170 MHz	0.00666	436.9	μs
	Maximum possible	-	-	65536 × 65536	t _{TIMxCLK}
t _{MAX_COUNT}	count with 32-bit counter	f _{TIMxCLK} = 170 MHz	-	28.63	S
f=vo	Encoder frequency on	-	0	f _{TIMxCLK} /4	MHz
f _{ENC}	TI1 and TI2 input pins	f _{TIMxCLK} = 170MHz	0	37.5	MHz



^{2.} Measured at V_{DDA} = 3.0 V ±10 mV. The V_{30} ADC conversion result is stored in the TS_CAL1 byte. Refer to *Table 4: Temperature sensor calibration values*.

^{3.} Continuous mode means RUN mode or Temperature Sensor ON.

Table 70. TIMx⁽¹⁾ characteristics⁽²⁾ (continued)

Symbol	Parameter	Conditions	Min	Max	Unit
t _{W(INDEX)}	Index pulsewidth on ETR input	-	2	-	Tck
t _{W(TI1, TI2)}	Min pulsewidth on TI1 and TI2 inputs in all encoder modes except directional clock x1	-	2	-	Tck
	Min pulsewidth on TI1 and TI2 inputs in directional clock x1	-	3	-	Tck

- 1. TIMx is used as a general term in which x stands for 1,2,3,4,6,7,8,15,16, or 17.
- 2. Guaranteed by design.

Table 71. IWDG min/max timeout period at 32 kHz (LSI)⁽¹⁾⁽²⁾

				l
Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFF	Unit
/4	0	0.125	512	
/8	1	0.250	1024	
/16	2	0.500	2048	
/32	3	1.0	4096	ms
/64	4	2.0	8192	
/128	5	4.0	16384	
/256	6 or 7	8.0	32768	

^{1.} Guaranteed by design.

Table 72. WWDG min/max timeout value at 170 MHz (PCLK)⁽¹⁾

			, ,	
Prescaler	WDGTB	Min timeout value	Max timeout value	Unit
1	0	0.0241	1.542	
2	1	0.0482	3.084	ma
4	2	0.0964	6.168	ms
8	3	0.1928	12.336	

^{1.} Guaranteed by design.

^{2.} The exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

5.3.24 Communication interfaces characteristics

I²C interface characteristics

The I2C interface meets the timings requirements of the I²C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to RM0440 reference manual) and when the I2CCLK frequency is greater than the minimum shown in the table below.

Symbol	Parameter		Condition	Min	Unit
		Standard mode		2	
	Fast-mode	Analog Filtre ON DNF=0	8		
f(I2CCLK)	I2CCLK frequency	r ast-mode	Analog Filtre OFF DNF=1	9	MHz
"		Fast-mode	Analog Filtre ON DNF=0	17	
		Plus	Analog Filtre OFF DNF=1	16	

Table 73. Minimum I2CCLK frequency in all I2C modes

The SDA and SCL I/O requirements are met with the following restrictions:

- The SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DDIOx} is disabled, but is still present.
- The 20mA output drive requirement in Fast-mode Plus is supported partially. This limits the maximum load Cload supported in Fm+, which is given by these formulas:
 - $t_r(SDA/SCL)=0.8473 \times R_p \times C_{load}$
 - $R_p(min) = (V_{DD} V_{OL}(max)) / I_{OL}(max)$

Where Rp is the I2C lines pull-up. Refer to *Section 5.3.14: I/O port characteristics* for the I2C I/Os characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to *Table 74* below for the analog filter characteristics:

Table 74. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	50 ⁽²⁾	90 ⁽³⁾	ns

- 1. Guaranteed by design.
- 2. Spikes with widths below $t_{AF(min)}$ are filtered.
- 3. Spikes with widths above $t_{\text{AF}(\text{max})}$ are not filtered



DS12959 Rev 1 127/145

SPI characteristics

Unless otherwise specified, the parameters given in *Table 75* for SPI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in *Table 16: General operating conditions*.

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V_{DD}

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 75. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max ⁽²⁾	Unit
		Master mode 2.7 V < V _{DD} < 3.6 V Voltage Range V1			75	
		Master mode 1.71 V < V _{DD} < 3.6 V Voltage Range V1			50	
		Master transmitter mode 1.71 V < V _{DD} < 3.6 V Voltage Range V1			50	
f _{SCK}	Slave receiver mode	1.71 V < V _{DD} < 3.6 V	-	-	50	MHz
		2.7 V < V _{DD} < 3.6 V			41	
			27			
		1.71 V < V _{DD} < 3.6 V Voltage Range V2			13	
t _{su(NSS)}	NSS setup time	Slave mode, SPI prescaler = 2	4*T _{pclk}	-	-	-
t _{h(NSS)}	NSS hold time	Slave mode, SPI prescaler = 2	2*T _{pclk}	-	-	-
$\begin{matrix} t_{\text{w(SCKH)}} \\ t_{\text{w(SCKL)}} \end{matrix}$	SCK high and low time	Master mode	T _{pclk} -1	T_{pclk}	T _{pclk} +1	-
t _{su(MI)}	Data input setup time	Master mode	4	ı	-	ns
t _{su(SI)}	Data input setup time	Slave mode	3	-	-	113
t _{h(MI)}	Data input hold time	Master mode	4	-	-	ns
t _{h(SI)}	Data input noid time	Slave mode	1	-	-	113
t _{a(SO)}	Data output access time	Slave mode	9	-	34	ns



Symbol	Parameter	Conditions	Min	Тур	Max ⁽²⁾	Unit
t _{dis(SO)}	Data output disable time	Slave mode	9	-	16	ns
		Slave mode 2.7 V < V _{DD} < 3.6 V Voltage Range V1	-	9	12	
t _{v(SO)}	t _{v(SO)} Data output valid time	Slave mode 1.71 V < V _{DD} < 3.6 V Voltage Range V1	-	9	18	
		Slave mode 1.71 V < V _{DD} < 3.6 V Voltage Range V2	-	13	22	ns
t _{v(MO)}		Master mode	-	3.5	4.5	
t		Slave mode 1.71 V < V _{DD} < 3.6 V	6	-	-	
t _{h(SO)}	Data output hold time	Slave mode Range V2	9	-	-	
t _{h(MO)}		Master mode	2	-	-	

Table 75. SPI characteristics⁽¹⁾ (continued)

The maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit into SCK low or high-phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having tsu(MI) = 0 while Duty(SCK) = 50%.




Figure 24. SPI timing diagram - slave mode and CPHA = 0

^{1.} Guaranteed by characterization results.




Figure 25. SPI timing diagram - slave mode and CPHA = 1

1. Measurement points are done at CMOS levels: 0.3 $\rm V_{DD}$ and 0.7 $\rm V_{DD.}$




Figure 26. SPI timing diagram - master mode

1. Measurement points are done at CMOS levels: 0.3 $\rm V_{DD}$ and 0.7 $\rm V_{DD.}$

I2S characteristics

Unless otherwise specified, the parameters given in *Table 76* for I2S are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 16: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C=30pF
- Measurement points are done at CMOS levels: 0.5 V_{DD}

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (CK,SD,WS).

Table 76, I2S characteristics⁽¹⁾

Symbol	Parameter	Conditions		Min	Max	Uni t
f _{MCLK}	I2S Main clock output		-	256x8 K	256 *Fs ⁽²⁾	MH z
f	I2S clock frequency	Master data		-	64xFs	МН
f _{CK}	123 Clock frequency	Slave data		-	64xFs	Z
D _{CK}	I2S clock frequency duty cycle	Slave receiver		30	70	%
t _{v(WS)}	WS valid time	Master mode		-	6	
4	WS hold time	Master mode	Master mode		-	
t _{h(WS)}	WS floid time	Slave mode		2	-	
t _{su(WS)}	WS setup time	Slave mode		4	-	
t _{su(SD_MR)}	Data input setup	Master receiver		3	-	
t _{su(SD_SR)}	time	Slave receiver		4	-	
t _{h(SD_MR)}	Data input hold time	Master receiver		4	-	ns
t _{h(SD_SR)}		Slave receiver		2	-	
+		Slave transmitter (after	2.7 V ≤ V _{DD} ≤ 3.6 V	-	15	
t _{v(SD_ST)}	Data output valid time	enable edge)	$1.65 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-	22	
t _{v(SD_MT)}		Master transmitter (after e	enable edge)	-	3	
t _{h(SD_ST)}	Data output hold	Slave transmitter (after enable edge)		7	-	
t _{h(SD_MT)}	time	Master transmitter (after e	nable edge)	1	-	

^{1.} Guaranteed by characterization results, not tested in production.

Note:

Refer to RM0440 reference manual I2S section for more details about the sampling frequency (Fs), f_{MCK} , f_{CK} , D_{CK} values reflect only the digital peripheral behavior, source clock precision might slightly change the values D_{CK} depends mainly on ODD bit value. Digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD)) and a max (I2SDIV+ODD)/(2*I2SDIV+ODD) and Fs max supported for each mode/condition.



DS12959 Rev 1 131/145

^{2. 256}xFs maximum is 49.152 MHz.

SAI characteristics

Unless otherwise specified, the parameters given in *Table 77* for SAI are derived from tests performed under the ambient temperature, f_{PCLKX} frequency and V_{DD} supply voltage conditions summarized in *Table 16: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V_{DD}

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (CK,SD,FS).

Table 77. SAI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit	
f _{MCLK}	SAI Main clock output	-	-	50	MHz	
		Master transmitter 2.7 V ≤ V _{DD} ≤ 3.6 V Voltage Range 1	-	33		
		Master transmitter 1.71 V ≤ V _{DD} ≤ 3.6 V Voltage Range 1	-	22		
		Master receiver Voltage Range 1	-	22		
f _{CK}	SAI clock frequency ⁽²⁾	Slave transmitter 2.7 V \leq V _{DD} \leq 3.6 V Voltage Range 1	-	45	MHz	
		Slave transmitter 1.71 V ≤ V _{DD} ≤ 3.6 V Voltage Range 1	-	29		
		Slave receiver Voltage Range 1	-	50		
		Slave transmitter Voltage Range 2	-	13		
+	FS valid time	Master mode 2.7 V ≤ V _{DD} ≤ 3.6 V	-	15	ns	
t _{v(FS)}	rs valid time	Master mode 1.71 V \leq V _{DD} \leq 3.6 V	-	22	1115	
t _{h(FS)}	FS hold time	Master mode	10	-	ns	
t _{su(FS)}	FS setup time	Slave mode	2	-	ns	
t _{h(FS)}	FS hold time	Slave mode	1	-	ns	
t _{su(SD_A_MR)}	Data input setup time	Master receiver	2.5	-	no	
t _{su(SD_B_SR)}	Data input setup time	Slave receiver	1	-	ns	
t _{h(SD_A_MR)}	Data input hold time	Master receiver	5	-	ne	
t _{h(SD_B_SR)}	Data input noid time	Slave receiver	1	-	ns	
		Slave transmitter (after enable edge) 2.7 $V \le V_{DD} \le 3.6 V$	-	11		
t _{v(SD_B_ST)}	Data output valid time	Slave transmitter (after enable edge) 1.71 V \leq V _{DD} \leq 3.6 V	-	17	ns	
		Slave transmitter (after enable edge) voltage range V2	-	20		
t _{h(SD_B_ST)}	Data output hold time	Slave transmitter (after enable edge)	10	-	ns	



(commutation)						
Symbol	Parameter	Conditions	Min	Max	Unit	
t _{v(SD_A_MT)}	Data output valid time	Master transmitter (after enable edge) 2.7 V \leq V _{DD} \leq 3.6 V	- 14		ns	
	Data output valid time	Master transmitter (after enable edge) 1.71 V \leq V _{DD} \leq 3.6 V	ı	21	113	
t _{h(SD_A_MT)}	Data output hold time	Master transmitter (after enable edge)	10	-	ns	

Table 77. SAI characteristics⁽¹⁾ (continued)

- 1. Guaranteed by characterization results.
- 2. APB clock frequency must be at least twice SAI clock frequency.






Figure 27. SAI master timing waveforms





CAN (controller area network) interface

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (FDCANx_TX and FDCANx_RX).



USB characteristics

The device USB interface is fully compliant with the USB specification version 2.0 and is USB-IF certified (for Full-speed device operation).

Table 78. USB electrical characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DD}	USB transceiver operating voltage			-	3.6	V
t _{Crystal_less}	USB crystal less operation temperature			-	85	°C
R _{PUI}	Embedded USB_DP pull-up value during idle			1250	1500	Ω
R _{PUR}	Embedded USB_PD pull-up value during reception		1400	2300	3200	12
Z _{sDRV} ⁽³⁾	Output driver impedance ⁽⁴⁾	Driving high and low	28	36	44	Ω

^{1.} TA = -40 to 125 °C unless otherwise specified.

USART interface characteristics

Unless otherwise specified, the parameters given in *Table 79* for USART are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 79*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C=30 pF
- Measurement points are done at CMOS levels: 0.5 V_{DD}

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, CK, TX, RX for USART).

Table 79. USART electrical characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	USART clock frequency	Master mode	-	-	21	MHz
f _{CK}	OSAKT Glock frequency	Slave mode	-	-	22	IVII IZ
t _{su} (NSS)	NSS setup time	Slave mode	t _{ker} + 2	-	-	no
t _h (NSS)	NSS hold time	Slave mode	2	-	-	ns
t _w (CKH) t _w (CKL)	CK high and low time	Master mode	1/f _{ck} /2-1	1/f _{ck} /2	1/f _{ck} /2+1	ns
t _{su} (RX)	Data input setup time	Master mode	t _{ker} + 2	-	-	
i _{Su} (IVX)	Data input setup time	Slave mode	2	-	-	ne
t _h (RX)	Data input hold time	Master mode	1	-	-	ns
	Data input noid time	Slave mode	0.5	-	-	



^{2.} The device USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics, which are degraded in the 2.7-to-3.0 V voltage range.

^{3.} Guarantee by design.

No external termination series resistors are required on USB_PD (D+) and USB_DM (D-); the matching impedance is already included in the embedded driver.

Table 79. USART electrical characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _v (TX)	Data output valid timo	Master mode	-	0.5	1.5	
	Data output valid time	Slave mode	-	10	22	ne
t _h (RX) Data output hold time	Data output hold time	Master mode	0	-	-	ns
	Data output noid time	Slave mode	7	-	-	

^{1.} Based on characterization, not tested in production.

5.3.25 UCPD characteristics

UCPD1 controller complies with USB Type-C Rev.1.2 and USB Power Delivery Rev. 3.0 specifications.

Table 80. UCPD characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	LICPD operating supply voltage	Sink mode only	3.0	3.3	3.6	V
V_{DD}	D UCPD operating supply voltage	Sink and source mode	3.135	3.3	3.465	V

STM32GBK1CB Package information

6 Package information

In order to meet environmental requirements, ST offers this device in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

6.1 LQFP48 package information




Figure 29. LQFP - 48 pins, 7 x 7 mm low-profile quad flat package outline

1. Drawing is not to scale.

Package information STM32GBK1CB

Table 81. LQFP - 48 pins, 7 x 7 mm low-profile quad flat package mechanical data

Symphol		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.500	-	-	0.2165	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.500	-	-	0.2165	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 30. LQFP - 48 pins, 7 x 7 mm low-profile quad flat package recommended footprint

1. Dimensions are expressed in millimeters.

Package information STM32GBK1CB


LQFP48 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 31. LQFP48, 7 x 7 mm, low-profile quad flat package top view example



Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

STM32GBK1CB Package information

6.2 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max x \Theta_{JA})$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O}$$
 max = $\Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DDIOx} - V_{OH}) \times I_{OH})$,

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

	-		
Symbol	Parameter	Value	Unit
Θ_{JA}	Thermal resistance junction-ambient LQFP48 - 7 × 7 mm	63.1	°C/W
Θ_{JC}	Thermal resistance junction-case LQFP48 - 7 × 7 mm	49.5	°C/W
Θ _{JB}	Thermal resistance junction-board LQFP48 - 7 × 7 mm	21.8	°C/W

Table 82. Package thermal characteristics

6.2.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org

6.2.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Section 7: Ordering information*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32GBK1CB at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range is best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

Package information STM32GBK1CB

Example 1: High-performance application

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 82 °C (measured according to JESD51-2), I_{DDmax} = 50 mA, V_{DD} = 3.5 V, maximum 10 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V and maximum 4 I/Os used at the same time in output at low level with I_{OL} = 20 mA, V_{OL} = 1.3 V

 $P_{INTmax} = 50 \text{ mA} \times 3.5 \text{ V} = 175 \text{ mW}$

 $P_{IOmax} = 10 \times 8 \text{ mA} \times 0.4 \text{ V} + 4 \times 20 \text{ mA} \times 1.3 \text{ V} = 136 \text{ mW}$

This gives: P_{INTmax} = 175 mW and P_{IOmax} = 136 mW:

 $P_{Dmax} = 175 + 136 = 311 \text{ mW}$

Using the values obtained in T_{Jmax} is calculated as follows:

For LQFP48, 57 °C/W

 $T_{\text{lmax}} = 82 \,^{\circ}\text{C} + (57 \,^{\circ}\text{C/W} \times 311 \,^{\circ}\text{mW}) = 82 \,^{\circ}\text{C} + 17.727 \,^{\circ}\text{C} = 99.727 \,^{\circ}\text{C}$

This is within the range of the suffix 6 version parts ($-40 < T_J < 105$ °C) see Section 7: Ordering information.

In this case, parts must be ordered at least with the temperature range suffix 6 (see Section 7: Ordering information).

Note:

With this given P_{Dmax} we can find the TAmax allowed for a given device temperature range (order code suffix 6).

Suffix 6: $T_{Amax} = T_{Jmax} - (57 \text{ °C/W} \times 311 \text{ mW}) = 105-17.727 = 87.273 \text{ °C}$

7 Ordering information

xxx = programmed parts
TR = tape and reel

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, contact the nearest ST sales office.

Table 83. Ordering information scheme STM32 G BK1 C Example: В Τ 6 xxx **Device family** STM32 = Arm-based 32-bit microcontroller **Product type** G = General-purpose **Sub-family** BK1 = STM32GBK1CBT6 Pin count C = 48 pins Code size B = 128 Kbyte **Package** T = LQFP Temperature range 6 = Industrial temperature range, - 40 to 85 °C (105 °C junction) **Options**

Revision history STM32GBK1CB

8 Revision history

Table 84. Document revision history

Date	Revision	Changes
09-May-2019	1	Initial release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved



DS12959 Rev 1 145/145