Skip to content

[RISCV] Remove vfmerge isel patterns under Zvfbfmin predicate. #164105

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Oct 19, 2025
Merged

[RISCV] Remove vfmerge isel patterns under Zvfbfmin predicate. #164105

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
32 changes: 0 additions & 32 deletions llvm/lib/Target/RISCV/RISCVInstrInfoZvfbf.td
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -453,19 +453,6 @@ let Predicates = [HasStdExtZvfbfmin] in {
fvti.Vector, fvti.Vector, fvti.Mask,
fvti.Log2SEW, fvti.LMul, fvti.RegClass,
fvti.RegClass, fvti.RegClass>;
defm : VPatBinaryCarryInTAIL<"int_riscv_vfmerge", "PseudoVFMERGE",
"V"#fvti.ScalarSuffix#"M",
fvti.Vector,
fvti.Vector, fvti.Scalar, fvti.Mask,
fvti.Log2SEW, fvti.LMul, fvti.RegClass,
fvti.RegClass, fvti.ScalarRegClass>;
defvar instr = !cast<Instruction>("PseudoVMERGE_VIM_"#fvti.LMul.MX);
def : Pat<(fvti.Vector (int_riscv_vfmerge (fvti.Vector fvti.RegClass:$passthru),
(fvti.Vector fvti.RegClass:$rs2),
(fvti.Scalar (fpimm0)),
(fvti.Mask VMV0:$vm), VLOpFrag)),
(instr fvti.RegClass:$passthru, fvti.RegClass:$rs2, 0,
(fvti.Mask VMV0:$vm), GPR:$vl, fvti.Log2SEW)>;

defvar ivti = GetIntVTypeInfo<fvti>.Vti;
def : Pat<(fvti.Vector (vselect (fvti.Mask VMV0:$vm), fvti.RegClass:$rs1,
Expand All @@ -489,15 +476,6 @@ let Predicates = [HasStdExtZvfbfmin] in {
(fvti.Vector (IMPLICIT_DEF)),
fvti.RegClass:$rs2, 0, (fvti.Mask VMV0:$vm), fvti.AVL, fvti.Log2SEW)>;

def : Pat<(fvti.Vector (vselect (fvti.Mask VMV0:$vm),
(SplatFPOp fvti.ScalarRegClass:$rs1),
fvti.RegClass:$rs2)),
(!cast<Instruction>("PseudoVFMERGE_V"#fvti.ScalarSuffix#"M_"#fvti.LMul.MX)
(fvti.Vector (IMPLICIT_DEF)),
fvti.RegClass:$rs2,
(fvti.Scalar fvti.ScalarRegClass:$rs1),
(fvti.Mask VMV0:$vm), fvti.AVL, fvti.Log2SEW)>;

def : Pat<(fvti.Vector (riscv_vmerge_vl (fvti.Mask VMV0:$vm),
fvti.RegClass:$rs1,
fvti.RegClass:$rs2,
Expand Down Expand Up @@ -526,16 +504,6 @@ let Predicates = [HasStdExtZvfbfmin] in {
fvti.RegClass:$passthru, fvti.RegClass:$rs2, 0, (fvti.Mask VMV0:$vm),
GPR:$vl, fvti.Log2SEW)>;

def : Pat<(fvti.Vector (riscv_vmerge_vl (fvti.Mask VMV0:$vm),
(SplatFPOp fvti.ScalarRegClass:$rs1),
fvti.RegClass:$rs2,
fvti.RegClass:$passthru,
VLOpFrag)),
(!cast<Instruction>("PseudoVFMERGE_V"#fvti.ScalarSuffix#"M_"#fvti.LMul.MX)
fvti.RegClass:$passthru, fvti.RegClass:$rs2,
(fvti.Scalar fvti.ScalarRegClass:$rs1),
(fvti.Mask VMV0:$vm), GPR:$vl, fvti.Log2SEW)>;

def : Pat<(fvti.Vector
(riscv_vrgather_vv_vl fvti.RegClass:$rs2,
(ivti.Vector fvti.RegClass:$rs1),
Expand Down