-
Notifications
You must be signed in to change notification settings - Fork 15.2k
[AArch64] Avoid introducing illegal types in LowerVECTOR_COMPRESS (NFC) #168520
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
base: main
Are you sure you want to change the base?
Conversation
This does not seem to be an issue currently, but when using VECTOR_COMPRESS as part of another lowering, I found these BITCASTs would result in "Unexpected illegal type!" errors. For example, this would convert the legal nxv2f32 type into the illegal nxv2i32 type. This patch avoids this by using no-op casts for unpacked types.
|
@llvm/pr-subscribers-backend-aarch64 Author: Benjamin Maxwell (MacDue) ChangesThis does not seem to be an issue currently, but when using VECTOR_COMPRESS as part of another lowering, I found these BITCASTs would result in "Unexpected illegal type!" errors. For example, this would convert the legal nxv2f32 type into the illegal nxv2i32 type. This patch avoids this by using no-op casts for unpacked types. Full diff: https://github.com/llvm/llvm-project/pull/168520.diff 1 Files Affected:
diff --git a/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp b/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
index 35836af3c874b..778aa53648314 100644
--- a/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
+++ b/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
@@ -7245,6 +7245,37 @@ SDValue AArch64TargetLowering::LowerLOAD(SDValue Op,
return DAG.getMergeValues({Ext, Chain}, DL);
}
+// Convert to ContainerVT with no-op casts where possible.
+static SDValue convertToSVEContainerType(SDLoc DL, SDValue Vec, EVT ContainerVT,
+ SelectionDAG &DAG) {
+ EVT VecVT = Vec.getValueType();
+ if (VecVT.isFloatingPoint()) {
+ // Use no-op casts for floating-point types.
+ EVT PackedVT = getPackedSVEVectorVT(VecVT.getScalarType());
+ Vec = DAG.getNode(AArch64ISD::REINTERPRET_CAST, DL, PackedVT, Vec);
+ Vec = DAG.getNode(AArch64ISD::NVCAST, DL, ContainerVT, Vec);
+ } else {
+ // Extend integers (may not be a no-op).
+ Vec = DAG.getNode(ISD::ANY_EXTEND, DL, ContainerVT, Vec);
+ }
+ return Vec;
+}
+
+// Convert to VecVT with no-op casts where possible.
+static SDValue convertFromSVEContainerType(SDLoc DL, SDValue Vec, EVT VecVT,
+ SelectionDAG &DAG) {
+ if (VecVT.isFloatingPoint()) {
+ // Use no-op casts for floating-point types.
+ EVT PackedVT = getPackedSVEVectorVT(VecVT.getScalarType());
+ Vec = DAG.getNode(AArch64ISD::NVCAST, DL, PackedVT, Vec);
+ Vec = DAG.getNode(AArch64ISD::REINTERPRET_CAST, DL, VecVT, Vec);
+ } else {
+ // Truncate integers (may not be a no-op).
+ Vec = DAG.getNode(ISD::TRUNCATE, DL, VecVT, Vec);
+ }
+ return Vec;
+}
+
SDValue AArch64TargetLowering::LowerVECTOR_COMPRESS(SDValue Op,
SelectionDAG &DAG) const {
SDLoc DL(Op);
@@ -7296,14 +7327,10 @@ SDValue AArch64TargetLowering::LowerVECTOR_COMPRESS(SDValue Op,
// Get legal type for compact instruction
EVT ContainerVT = getSVEContainerType(VecVT);
- EVT CastVT = VecVT.changeVectorElementTypeToInteger();
- // Convert to i32 or i64 for smaller types, as these are the only supported
+ // Convert to 32 or 64 bits for smaller types, as these are the only supported
// sizes for compact.
- if (ContainerVT != VecVT) {
- Vec = DAG.getBitcast(CastVT, Vec);
- Vec = DAG.getNode(ISD::ANY_EXTEND, DL, ContainerVT, Vec);
- }
+ Vec = convertToSVEContainerType(DL, Vec, ContainerVT, DAG);
SDValue Compressed = DAG.getNode(
ISD::INTRINSIC_WO_CHAIN, DL, Vec.getValueType(),
@@ -7326,21 +7353,23 @@ SDValue AArch64TargetLowering::LowerVECTOR_COMPRESS(SDValue Op,
DAG.getNode(ISD::VSELECT, DL, VecVT, IndexMask, Compressed, Passthru);
}
+ // If we changed the element type before, we need to convert it back.
+ if (ElmtVT.isFloatingPoint())
+ Compressed = convertFromSVEContainerType(DL, Compressed, VecVT, DAG);
+
// Extracting from a legal SVE type before truncating produces better code.
if (IsFixedLength) {
- Compressed = DAG.getNode(
- ISD::EXTRACT_SUBVECTOR, DL,
- FixedVecVT.changeVectorElementType(ContainerVT.getVectorElementType()),
- Compressed, DAG.getConstant(0, DL, MVT::i64));
- CastVT = FixedVecVT.changeVectorElementTypeToInteger();
+ EVT FixedSubVector = VecVT.isInteger()
+ ? FixedVecVT.changeVectorElementType(
+ ContainerVT.getVectorElementType())
+ : FixedVecVT;
+ Compressed = DAG.getNode(ISD::EXTRACT_SUBVECTOR, DL, FixedSubVector,
+ Compressed, DAG.getConstant(0, DL, MVT::i64));
VecVT = FixedVecVT;
}
- // If we changed the element type before, we need to convert it back.
- if (ContainerVT != VecVT) {
- Compressed = DAG.getNode(ISD::TRUNCATE, DL, CastVT, Compressed);
- Compressed = DAG.getBitcast(VecVT, Compressed);
- }
+ if (VecVT.isInteger())
+ Compressed = DAG.getNode(ISD::TRUNCATE, DL, VecVT, Compressed);
return Compressed;
}
|
🐧 Linux x64 Test Results
|
paulwalker-arm
left a comment
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I'm not going to pick at this PR because from what I can see LowerVECTOR_COMPRESS is already poorly implemented and you're not making it much worse. FYI: I've made a mental note to revisit this function to see if I can clean it up.
My greatest achievement 😄 |
This does not seem to be an issue currently, but when using VECTOR_COMPRESS as part of another lowering, I found these BITCASTs would result in "Unexpected illegal type!" errors.
For example, this would convert the legal nxv2f32 type into the illegal nxv2i32 type. This patch avoids this by using no-op casts for unpacked types.