Skip to content

[RISCV] Use an enum class for AVL state ins RISCVInsertVSETVLI. NFC #169455

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Nov 25, 2025
Merged

[RISCV] Use an enum class for AVL state ins RISCVInsertVSETVLI. NFC #169455

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
32 changes: 16 additions & 16 deletions llvm/lib/Target/RISCV/RISCVInsertVSETVLI.cpp
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -519,13 +519,13 @@ class VSETVLIInfo {
unsigned AVLImm;
};

enum : uint8_t {
enum class AVLState : uint8_t {
Uninitialized,
AVLIsReg,
AVLIsImm,
AVLIsVLMAX,
Unknown, // AVL and VTYPE are fully unknown
} State = Uninitialized;
} State = AVLState::Uninitialized;

// Fields from VTYPE.
RISCVVType::VLMUL VLMul = RISCVVType::LMUL_1;
Expand All @@ -547,27 +547,27 @@ class VSETVLIInfo {
return Info;
}

bool isValid() const { return State != Uninitialized; }
void setUnknown() { State = Unknown; }
bool isUnknown() const { return State == Unknown; }
bool isValid() const { return State != AVLState::Uninitialized; }
void setUnknown() { State = AVLState::Unknown; }
bool isUnknown() const { return State == AVLState::Unknown; }

void setAVLRegDef(const VNInfo *VNInfo, Register AVLReg) {
assert(AVLReg.isVirtual());
AVLRegDef.ValNo = VNInfo;
AVLRegDef.DefReg = AVLReg;
State = AVLIsReg;
State = AVLState::AVLIsReg;
}

void setAVLImm(unsigned Imm) {
AVLImm = Imm;
State = AVLIsImm;
State = AVLState::AVLIsImm;
}

void setAVLVLMAX() { State = AVLIsVLMAX; }
void setAVLVLMAX() { State = AVLState::AVLIsVLMAX; }

bool hasAVLImm() const { return State == AVLIsImm; }
bool hasAVLReg() const { return State == AVLIsReg; }
bool hasAVLVLMAX() const { return State == AVLIsVLMAX; }
bool hasAVLImm() const { return State == AVLState::AVLIsImm; }
bool hasAVLReg() const { return State == AVLState::AVLIsReg; }
bool hasAVLVLMAX() const { return State == AVLState::AVLIsVLMAX; }
Register getAVLReg() const {
assert(hasAVLReg() && AVLRegDef.DefReg.isVirtual());
return AVLRegDef.DefReg;
Expand Down Expand Up @@ -839,19 +839,19 @@ class VSETVLIInfo {
void print(raw_ostream &OS) const {
OS << "{";
switch (State) {
case Uninitialized:
case AVLState::Uninitialized:
OS << "Uninitialized";
break;
case Unknown:
case AVLState::Unknown:
OS << "unknown";
break;
case AVLIsReg:
case AVLState::AVLIsReg:
OS << "AVLReg=" << llvm::printReg(getAVLReg());
break;
case AVLIsImm:
case AVLState::AVLIsImm:
OS << "AVLImm=" << (unsigned)AVLImm;
break;
case AVLIsVLMAX:
case AVLState::AVLIsVLMAX:
OS << "AVLVLMAX";
break;
}
Expand Down