Skip to content

Access module and I/O names through Verilog reader #319

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Merged
merged 2 commits into from
Apr 11, 2020
Merged

Access module and I/O names through Verilog reader #319

merged 2 commits into from
Apr 11, 2020

Conversation

@msoeken
Copy link
Member

@msoeken msoeken commented Apr 11, 2020

No description provided.

@github-actions
Copy link

github-actions bot commented Apr 11, 2020

Pull Request Test Coverage Report for Build add9c26523c44f712ecabcb747c4a0f5d8ca2d18-PR-319

  • 61 of 73 (83.56%) changed or added relevant lines in 1 file are covered.
  • 1 unchanged line in 1 file lost coverage.
  • Overall coverage increased (+0.03%) to 79.519%
Changes Missing Coverage Covered Lines Changed/Added Lines %
include/mockturtle/io/verilog_reader.hpp 61 73 83.56%
Files with Coverage Reduction New Missed Lines %
include/mockturtle/io/verilog_reader.hpp 1 75.44%
Totals Coverage Status
Change from base Build c3f6ab45f5e6c823ef2d8e4bc7334c377f96e88a: 0.03%
Covered Lines: 7567
Relevant Lines: 9516
💛 - Coveralls

@msoeken msoeken merged commit d956845 into master Apr 11, 2020
@msoeken msoeken deleted the msoeken/verilog branch April 11, 2020 17:04
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

No reviews

Assignees

No one assigned

Labels

None yet

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

2 participants

@msoeken