# Assignment 3

IT<sub>451</sub>: COA LAB

# ANINDYA KUNDU

IT, 4<sup>th</sup> Semester ID: 510817020 (Hx-19)

### Question 1

Design the following types of code converters in a single module using switch case statement.

- a. Binary to Gray
- b. Gray to Binary
- c. Binary to Excess-3
- d. Excess-3 to Binary


### VHDL Module: mod\_codeConv.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity mod codeConv is
    Port ( sl : in STD_LOGIC_VECTOR (1 downto 0);
           ip : in STD LOGIC VECTOR (3 downto 0);
           op : out STD LOGIC VECTOR (3 downto 0));
end mod codeConv;
architecture Dataflow of mod codeConv is
      signal s : STD LOGIC VECTOR (3 downto 0);
begin
process(sl, ip)
begin
      case sl is
            when "00" =>
                  s(3) \le ip(3);
                   s(2) \le ip(3) xor ip(2);
                   s(1) \le ip(2) xor ip(1);
                   s(0) \le ip(1) xor ip(0);
            when "01" =>
                   s(3) <= ip(3);
                   s(2) \le ip(2) xor ip(3);
                   s(1) \le ip(1) \times or ip(2) \times or ip(3);
                   s(0) \leftarrow ip(0) xor s(1) xor ip(2) xor ip(3);
            when "10" =>
                   s <= STD_LOGIC_VECTOR (unsigned(ip) + 3);</pre>
            when "11" =>
                   s <= STD_LOGIC_VECTOR (unsigned(ip) - 3);</pre>
            when others =>
      end case:
end process;
```

```
op <= s;
```

end Dataflow;


### RTL Schematic:



### VHDL Test Bench: tb\_codeConv.vhd

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY tb codeConv IS
END tb codeConv;
ARCHITECTURE behavior OF tb codeConv IS
    COMPONENT mod codeConv
    PORT(
         sl : IN std logic vector(1 downto 0);
         ip : IN std logic vector(3 downto 0);
         op : OUT std logic vector(3 downto 0)
        );
    END COMPONENT;
   signal sl : std logic vector(1 downto 0) := (others => '0');
   signal ip : std logic vector(3 downto 0) := (others => '0');
   signal op : std logic vector(3 downto 0);
BEGIN
   uut: mod codeConv PORT MAP (
          sl \Rightarrow sl,
          ip => ip,
          op => op
        );
   stim_proc: process
   begin
      sl <= "00", "01" after 250 ns, "10" after 500 ns, "11" after 750ns;
      ip <= "0110"; wait for 125ns; ip <= "1100"; wait for 125ns;</pre>
      ip <= "0101"; wait for 125ns; ip <= "1010"; wait for 125ns;</pre>
      ip <= "0000"; wait for 125ns; ip <= "1001"; wait for 125ns;</pre>
      ip <= "0011"; wait for 125ns; ip <= "1100"; wait for 125ns;</pre>
      wait;
   end process;
END;
```

# **Simulation:**



### Question 2

Design and simulate 8 bit unsigned binary multiplier. Synthesize it for Spartan 6. Report device utilization.

```
VHDL Module: mod_unsignedMultiplier.vhd
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity mod_unsignedMultiplier is
    Port ( a : in STD_LOGIC_VECTOR (7 downto 0);
        b : in STD_LOGIC_VECTOR (7 downto 0);
        y : out STD_LOGIC_VECTOR (15 downto 0));
end mod_unsignedMultiplier;

architecture Behavioral of mod_unsignedMultiplier is

begin
    y <= STD_LOGIC_VECTOR(unsigned(a) * unsigned(b));
end Behavioral;</pre>
```

### RTL Schematic:

# mod\_unsignedMultiplier:1



### **Device Utilisation Summary:**


Device Utilization Summary (estimated values)				<u>[-]</u>
Logic Utilization	Used	Available	Utilization	
Number of bonded IOBs	32	296		10%
Number of DSP48A1s	1	58		1%

### 

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY tb unsignedMultiplier IS
END tb_unsignedMultiplier;
ARCHITECTURE behavior OF tb_unsignedMultiplier IS
    COMPONENT mod unsignedMultiplier
    PORT(
         a : IN std_logic_vector(7 downto 0);
         b : IN std logic vector(7 downto 0);
         y : OUT std_logic_vector(15 downto 0)
        );
    END COMPONENT;
   signal a : std_logic_vector(7 downto 0) := (others => '0');
   signal b : std logic vector(7 downto 0) := (others => '0');
   signal y : std logic vector(15 downto 0);
BEGIN
   uut: mod unsignedMultiplier PORT MAP (
          a \Rightarrow a
          b \Rightarrow b,
          y => y
        );
   proc_a: process
   begin
      a <= "00001111", "11110001" after 250 ns, "10101010" after 500 ns, "01010101"
      after 750 ns;
      wait;
   end process;
   proc_b: process
   begin
      b <= "00110011", "11110000" after 250 ns, "11001100" after 500 ns, "10010011"
      after 750 ns;
```

```
wait;
end process;
END;
```

# **Simulation:**



### Question 3

Design and simulate a 32 bit divider. Synthesize it for Spartan 6. Report device utilization.

```
VHDL Module: mod_signedDivider.vhd
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity mod unsignedDivider is
   Port ( a : in STD LOGIC VECTOR (3 downto 0);
         b : in STD LOGIC VECTOR (3 downto 0);
         q : out STD LOGIC VECTOR (3 downto 0);
         r : out STD LOGIC VECTOR (3 downto 0));
end mod unsignedDivider;
architecture Behavioral of mod unsignedDivider is
     signal au, bu, qu, ru : signed (3 downto 0);
begin
process (a, b) is
   variable cnt : STD LOGIC VECTOR (31 downto 0);
   variable tem : STD LOGIC VECTOR (31 downto 0);
begin
     tem := a;
     := STD LOGIC VECTOR(signed(tem) - signed(b));
          cnt
               := STD LOGIC VECTOR(signed(cnt) + 1);
     end loop;
     q <= cnt;
     r <= tem;
end process;
end Behavioral;
```

#### RTL Schematic:



### **Device Utilisation Summary:**

Device Utilization Summary (estimated values)				
Logic Utilization	Used	Available	Utilization	
Number of Slice LUTs	1247	27288	4%	
Number of fully used LUT-FF pairs	0	1247	0%	
Number of bonded IOBs	128	296	43%	

### VHDL Test Bench: tb\_signedDivider.vhd

```
LIBRARY ieee:
USE ieee.std_logic_1164.ALL;
ENTITY tb unsignedDivider IS
END tb unsignedDivider;
ARCHITECTURE behavior OF tb unsignedDivider IS
    COMPONENT mod unsignedDivider
    PORT(
         a : IN std logic vector(3 downto 0);
         b : IN std logic vector(3 downto 0);
         q : OUT std logic vector(3 downto 0);
         r : OUT std logic vector(3 downto 0)
        );
    END COMPONENT;
   signal a : std_logic_vector(3 downto 0) := (others => '0');
   signal b : std logic vector(3 downto 0) := (others => '0');
   signal q : std_logic_vector(3 downto 0);
   signal r : std logic vector(3 downto 0);
BEGIN
   uut: mod unsignedDivider PORT MAP (
          a => a,
          b \Rightarrow b,
          q \Rightarrow q
          r => r
```

```
);
  proc a: process
  begin
    wait for 333 ns;
    a <= "1111000011111111100001111100000011";
    wait for 333 ns;
    a <= "0000000000000000011111111111001000";
    wait;
  end process;
  proc b: process
  begin
    wait for 333 ns;
    b <= "1111000011111111100001111100000011";
    wait for 333 ns:
    wait;
  end process;
END;
```

### **Simulation:**

