# PIC Microcontroller

# PIC Microcontroller (MCU)

# Widely used device from Microchip Technology

Sold > 10 billion PIC controllers

Several device families

Many devices per family

Common development environment

Widely available

Large user base

Extensive application notes

Low cost

Free / low cost development tools

#### **Basic architectural features**

Pipelined RISC microprocessor core

Accumulator execution model

Data width — 8 / 16 / 32 bits

Instruction width — 12 / 14 / 16 / 32 bits

# **PIC Families**

Architecture	Family	Data Width	Instruction Width	
	PIC10 / PIC12 / PIC16	Baseline		12-bits
8-bit MCU	PICIO/PICIZ/PICIO	Mid-Range	8 bits	14-bits
	PIC18			16-bits
	PIC24			
16-bit MCU	dsPIC30	Integrated DSP	16 bits	16 bits
32-bit MCU			32 bits	32 bits

#### **Data width**

8 / 16/ 32 bits

Wider integer ⇒ higher precision arithmetic

#### Instruction width

12 / 14 / 16 / 32 bits

Wider instruction ⇒ more complex instructions + higher precision arithmetic

# **Typical Applications**

#### **Baseline**

Replace discrete logic functions

Gates, simple state machines, encoders/decoders, etc.

Disposable electronics

Drug / pregnancy testers, dialysis monitor, etc

#### Mid-Range

Digital sensors, displays, controllers, telecom equipment Glucose / blood pressure set

#### PIC18

Integration with peripherals + networks

USB, Ethernet, MCU-to-MCU, etc

Higher level analog peripherals, industrial control, major appliances

#### PIC24 / dsPIC30

16-bit ALU with integrated DSP Portable EGK

#### PIC32

General purpose RISC microprocessor + controller MRI

# Learning PIC Architecture

#### Some general observations

#### **Variety**

Hundreds of PIC devices in 3 families and several sub-families

#### **Updates**

Microchip Technology upgrades devices frequently Familiar devices replaced with new model

#### **Instruction Set Architecture**

8 and 16 bit devices share approximately uniform instruction set PIC32 implements MIPS ISA

#### **Caveats**

Course takes general pedagogical approach to PIC as typical MCU Focus on 8-bit devices — Mid-Range + PIC18

Many books + websites on PIC with general-sounding titles

Each device is unique

Few statements are precisely true about each device

# 8-Bit PIC MCUs

-					
Data memory	Organized as 8-bit registers				
	Some devices also store data on EEPROM				
	16 B to 4 KB				
Program memory	Addressable unit = instruction word = 12 / 14 / 16 bits				
	Smallest: 2 Kword (3 KB of 12-bit instructions)				
	Largest: 64 Kword (128 KB of 16-bit instructions)				
Architecture	Pipelined RISC				
	33 to 77 instructions				
Stack	Stores 0 (no stack) to 31 instruction addresses				
	Used for function calls				
I/O devices	8-bit parallel ports				
	Synchronous / asynchronous serial ports				
	Timers + watchdog timer				
	A/D + D/A converters				
	Pulse width modulators				

# 8-Bit PIC Operation Model

#### **ALU** sources

Special **working** register W Data register or immediate

#### **ALU destination**


Data register or W

#### **Transfer operations**

Data register ↔ W


# **Status register**

Flags produced by ALU operations



# **Pipeline Operation**

Instruction cycles (CY)



Branch instructions require 2 instruction cycles

# **Pipeline Operation**

Clock cycles (OSC)

#### **Instruction Cycle**

4 cycles of external clock (oscillator)

$$CY = Q1 \rightarrow Q2 \rightarrow Q3 \rightarrow Q4$$

IR — instruction registerPC — program counter

#### Instruction fetch

Q1	Update Program Pointer	PC ← PC + 1
Q2 – Q3		
Q4	Fetch	IR←[PC]

#### **Execution**

Q1 – Q4	Decode and Execute	Operation dependent
---------	--------------------	---------------------

#### **Instruction Cycles**

	1	2	3	4	5
	Q1Q2Q3Q4	Q1Q2Q3Q4	Q1Q2Q3Q4	Q1Q2Q3Q4	Q1Q2Q3Q4
$I_1$	fetch	execute			
l <sub>2</sub>		fetch	execute		
l <sub>3</sub>			fetch	execute	
I <sub>4</sub>				fetch	execute

# **Clock Types**

#### **RC** oscillator

Least expensive

Can be used for non-critical frequency accuracy and stability Some devices have internal RC oscillator at 4 MHz

#### **Crystal oscillator**

Most stable

#### **External clock**

Provided by external digital system

#### **Specific modes**

LP mode — frequencies between 32 kHz and 200 kHz

XT mode — frequencies between 100 kHz and 4 MHz

HS mode — frequencies between 8 MHz and 20 MHz

# Sleep Mode

#### Low-power mode

Main oscillator stopped

Most MCU functions stopped

Watchdog time continues

Power consumed < 1 mA for some models

#### **Instruction SLEEP**

MCU → sleep mode

Data register values stable

#### Pipeline locked

Sleep instruction executes ⇒ next instruction already fetched

#### On wake up

Next instruction executes

Recommendation — instruction after sleep = NOP

Watchdog timer counter reset

# Wake Up Events

#### Reset

Fetch instruction from address 0

#### Watchdog timer overflow

Normal execution of instruction following sleep

#### Interrupt

Interrupt not enabled ⇒ ignore interrupt

**Enabled** 

Normal execution of instruction following sleep

PC jumps to address 4 in program memory

Finds interrupt routine

# **Watchdog Timer**

#### WDT oscillator (clock)

Independent from main clock Continues in low power mode May be disabled

#### **WDT** timeout

Timeout = 18 ms

Non-sleep mode

MCU resets

Sleep mode

MCU wakes up → executes instruction following sleep

#### **Reset WDT**

CLRWDT resets timeout = 18 ms

#### **Prescaler**


Divide time-base by  $2^k$ , k = 0, ..., 7

Extend timeout up to 2300 ms


# Some Typical 8-bit PIC Device Families

	PIC10F2xx	PIC12F5xx	PIC16F5xx	PIC10F3xx PIC12F6xx PIC16F6xx	PIC18F5xx
Instruction word	12 bits	12 bits	12 bits	14 bits	16 bits
Instructions	33	33	33	35	83
Program memory	256 – 512 words	512 – 1024 words	1024 – 2048 words	256 – 8192 words	2 Kwords – 64 Kwords
ROM	Flash	Flash	Flash	Flash	Flash
Data memory (bytes)	16 – 24	25 – 41	25 – 134	56 – 368	256 – 4K
Interrupts	0	0	0	int / ext	int / ext
Pins	6	8	14 – 40	6 – 64	18 – 100
I/O pins	4	6	12 – 32	4 – 54	16 – 70
Stack	2 levels	2 levels	2 levels	8 levels	31 levels
Timers	1	1	1	2 – 3	2 – 5
Bulk price	\$0.35	\$0.50	\$0.50 – \$0.85	\$0.35 – \$2.50	\$1.20 - \$8.50

# Typical Baseline MCU —PIC16X5xx Family



# Typical Mid-Range MCU — PIC16F873



**Timers** 

A/D

**UART** 

# Typical PIC18 MCU

8-bit data TABLEPTR Inst. Addr. B 21 Port A Data Program ▶RB7-RB0 Port B (31 levels) Stack memory memory TABLE LATCH Data Addr. B Port C ►RC7-RC0 MUX Inst. B Indirect FSR0 IR FSR1 Direct address RD7-RD0 FSR2 Port D Direct data Instruction w MUX decode and Port E ►RE7-RE0 control ALU Reset Oscillator STATUS WDT Configuration bits INT MCLR# Interrupts INT1 INT2 (external) CCP Timers CAN modules Internal interrupts Other **General I/O ports** peripherals **External Interrupts** EEPROM USART 10-bit A/D USB data memory

16-bit instruction

Timers A/D UART USB

Compare-Capture-Pulsewidth (CCP)
Controller Area Network (CAN)

# Mid-Range PIC MCUs

# Data Memory / Registers

#### Register

Addressable location in data memory 8-bit word (byte)

#### Data address space

9 bit address  $\Rightarrow$  memory  $\leq 2^9 = 512$  bytes = 0.5 KB

#### Memory partitioned into banks

Bank =  $2^7$  = 128 = 80h registers (1/8 KB)

7 bit file address

Displacement in bank = 00h ... 7Fh


#### Banks in address space

$$\leq 2^{9-7} = 4 \text{ banks}$$

2 to 4 banks implemented in device

Unimplemented banks

Read as 0 Write as NOP



data address —

2 bits	7 bits
bank	file address

# Special / General Registers

#### **GPR**

General Purpose Registers User program data

#### **SFR**

Special Function Registers Reserved for

Control / configuration

Peripheral access

Indirect addressing

Program counter

#### **Core SFRs**

Appear in every bank at same file address

Typical SFRs				
STATUS	Status word + flags			
OPTION	Timer options			
PCLATH PCL	Components of program counter (PC)			
FSR	File Select for indirect data addressing			
INTCON, PIR1, PIE1, PIR2, PIE2	Components of interrupt handling			
PORTA, TRISA,	Access to parallel ports			
TMR0, OPTION, INTCON,	Timer0			
TXREG, TXSTA, RCREG, RCSTA,	Access to serial port			
ADRESH, ADRESL, ADCONO,	Access to A/D converter			
EEADRH, EEDATA,	Access to EEPROM and Flash memory			

# Data Memory Map

#### **Notes**

- (2,3) Not all locations implemented on all devices
- (4) Common RAM accessible in all banks (on applicable devices)
- (5) Not implemented on smaller devices

	File		File		File		File
	Address		Address		Address		Address
INDF	00h	INDF	80h	INDF	100h	INDF	180h
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h		105h		185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h	PORTF	107h	TRISF	187h
PORTD	08h	TRISD	88h	PORTG	108h	TRISG	188h
PORTE	09h	TRISE	89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch		10Ch		18Ch
PIR2	0Dh	PIE2	8Dh		10Dh		18Dh
TMR1L	0Eh	PCON	8Eh		10Eh		18Eh
TMR1H	0Fh	OSCCAL	8Fh		10Fh		18Fh
T1CON	10h		90h		110h		190h
TMR2	11h		91h		111h		191h
T2CON	12h	PR2	92h		112h		192h
SSPBUF	13h	SSPADD	93h		113h		193h
SSPCON	14h	SSPATAT	94h		114h		194h
CCPR1L	15h		95h		115h		195h
CCPR1H	16h		96h		116h		196h
CCP1CON	17h		97h		117h		197h
RCSTA	18h	TXSTA	98h		118h		198h
TXREG	19h	SPBRG	99h		119h		199h
RCREG	1Ah		9Ah		11Ah		19Ah
CCPR2L	1Bh		9Bh		11Bh		19Bh
CCPR2H	1Ch		9Ch		11Ch		19Ch
CCP2CON	1Dh		9Dh		11Dh		19Dh
ADRES	1Eh		9Eh		11Eh		19Eh
ADCON0	1Fh	ADCON1	9Fh		11Fh		19Fh
	20h		A0h		120h		1A0h
0		General		General		General	
General Purpose		Purpose Registers <sup>(3)</sup>	EFh	Purpose Registers <sup>(3)</sup>	16Fh	Purpose Registers <sup>(3)</sup>	1EFh
Registers (2)		Mapped in	F0h	Mapped in	170h	Mapped in	1F0h
		Bank0	1 011	Bank0	1700	Bank0	11 011
	7Fh	70h - 7Fh <sup>(4)</sup>	FFh	70h - 7Fh <sup>(4)</sup>	17Fh	70h - 7Fh <sup>(4)</sup>	1FFh
Bank0	_	Bank1	•	Bank2 <sup>(5)</sup>	-	Bank3 <sup>(5)</sup>	-

# **Status Register**

Core SFR accessible at file address 03h in every bank

	7	6	5	4	3	2	1	0
Name	IRP	RP1	RP0	TO#	PD#	Z	DC	C
Writable	R/W	R/W	R/W	RO	RO	R/W	R/W	R/W
Reset value	0	0	0	1	1	X	X	X

IRP	Bank Select	Indirect Register Pointer
RP1, RP0	Dank Select	Direct Register Pointer
TO#	State of WDT	TO# ← 0 on WDT overflow TO# ← 1 on power-on reset, CLRWDT, SLEEP
PD#	Low-power	PD# ← 0 on SLEEP PD# ← 1 on CLRWDT and power-on reset
Z	Zero flag	$\mathbf{Z} \leftarrow 1$ on ALU zero $\mathbf{Z} \leftarrow 0$ on non-zero
DC	Half-byte carry (bits 3,4)	DC ← 1 on carry (Addition) DC ← 0 on borrow (Subtraction)
С	Carry out	$C \leftarrow 1$ on carry (Addition) $C \leftarrow 0$ on borrow (Subtraction)

# **Addressing Data Memory**

Notation					
REG <b></b>	Bit <b>b</b> in register <b>REG</b>				
REG <a:b></a:b>	Bits <b>a</b> to <b>b</b> in register <b>REG</b>				
A.B	Concatenation of <b>A</b> and <b>B</b>				
A.D	(A bits followed by B bits)				

#### **Direct addressing**

Program specifies data address

Bank selection

STATUS bits RP1 and RP0

On reset

 $RP1 = RP0 = 0 \Rightarrow bank 0 selected$ 

Bank switching

Write to **STATUS<6:5>** 

File Address

Literal field in instruction

RP1	RP0	7	bits	fro	m in	stru	ctio	n
ba	nk			file	add	ress		
8	7	6	5	4	3	2	1	0

# **Addressing Data Memory**

#### **Indirect addressing**

Program writes to Special Function Registers (SFRs)

Address formed from SFRs

Instructions can increment/decrement SFR values

Similar to pointer arithmetic

#### File Select Register (FSR)

Core SFR accessible at file address **08h** in all banks

File Address

FSR<6:0>

Bank

IRP.FSR<7>

**STATUS** bit **IRP** (Indirect Register Pointer)

#### On small devices

1 or 2 banks = 128 or 256 bytes of data memory

8 bit FSR address covers 2 banks

IRP not implemented (read o / write = nop)

**IRP** 

8

bank

8 bits of FSR

file address

# **INDF** Register

#### **INDF**

Core SFR accessible at file address **00h** in all banks

Virtual pointer — not physical register

Tracks contents of FSR

Simplifies pointer arithmetic

#### **Example**

```
In register file,
    [05] = 10h
    [06] = 0Ah

Load FSR ← 05 ; FSR points to file address 05
[INDF] = 10h ; INDF points to file address 05
FSR++ ; increment FSR ⇒ FSR = 06
[INDF] = 0Ah ; INDF points to file address 06
```

# **Instruction Memory Space**

# All 8-bit MCUs

Instruction	addross			
mstruction	i addi ess		instruction	11 111
<b>n</b> bit loc	ation address	Page	•••	•••
Location = instruction			instruction	11 000
≤ <b>2</b> <sup>n</sup> inst	tructions			•••
	on width		instruction	01 111
12 /	14 / 16 bits	Page	instruction	 01 011
Page		1	instruction	01 010
Partition of instruction			instruction	01 001
			instruction	01 000
memory space			instruction	00 111
2k instru	ıctions / page			•••
k bit off	set	Page	instruction	00 011
	oit address	0	instruction	00 010
n	off address ———		instruction	00 001
n - k bits	k bits		instruction	00 000
page	offset		Memory	page offset
		I	Location	<b>Address</b>

# **Instruction Memory Space**

#### Mid-Range instruction memory

14-bit instruction word

$$n = 13$$
 $2^{13} = 8192$  instruction words
 $k = 11$ 

----- 13 bit PC -

#### **Program counter (PC)**

 $PC<12:11> = page number \Rightarrow 4 pages$ 

Page =  $2^{11}$  = 2048 = 800h words

**PC<10:0>** = offset

#### Reserved addresses

Address **0h** 

Reset vector — pointer to reset routine

Address 4h

Interrupt vector — pointer to interrupt service routine

0

# **PC** Access


#### PC register details


Not directly accessible to instructions

#### PC latch high (PCLATH)

Core SFR accessible at file address OAh in all banks

PCLATH<7:5> not implemented






# **PC Updates**

#### Reset

 $PC \leftarrow 0$ 



6

**PCLATH** 

5

#### Non-branch instruction

$$PC \leftarrow PC + 1$$

#### **Branch types**

Direct branch

**GOTO** instruction

PCH<12:11> ← PCLATH<4:3>

Offset = PC<10:0> ← literal<10:0> from instruction

literal

10

10

11


Indirect branch

Computed GOTO

Write to **PCL** as register

Copies PCL ← ALU result

Forces PCH ← PCLATH<4:0>



0


0

# Call / Return

#### **Stack**

8 level FILO buffer

Holds 13 bit instruction addresses on CALL/RETURN



#### **Function entry**

**CALL** instruction

STACK  $\leftarrow$  PC<12:0>

PCL ← literal<10:0> from instruction

 $PCH<12:11> \leftarrow PCLATH<4:3>$ 

#### **Function exit**

**RETURN** instruction

 $PC<12:0> \leftarrow STACK$ 

PCLATH not updated

May be different from **PCH** after **RETURN** 

# **Instruction Format**

13 8 7 6 0
opcode d f

#### **Byte oriented**

 $d = 0 \Rightarrow destination = W$ 

 $d = 1 \Rightarrow destination = f$ 

 $\mathbf{f} = 7$  bit file address

13 10 9 7 6 0
opcode b f

#### Bit oriented

**b** = bit position in register

f = 7 bit file address

13 8 7 0
opcode k

#### **General literal**

k = 8 bit literal (immediate)

13 11 10 0 opcode k

CALL / GOTO

k = 11 bit literal (immediate)

#### Data transfer

Mnemonic	Operation	Comment	Flags
MOVF f, d	$\mathtt{d} \leftarrow \mathtt{f}$	Move f to d	Z
MOVF f, 0 MOVF f, W	W ← f	d = W	Z
MOVF f, 1 MOVF f, f MOVF f	f ← f	d = f	Z
MOVWF f	$\mathtt{f} \leftarrow \mathtt{W}$	Move W to f	_
MOVLW k	$W \leftarrow k$	Move literal to W	_
CLRF f	<b>f</b> ← 0	Clear f	Z
CLRW	W ← 0	Clear W	Z

	Operands
£	name / address of register
đ	destination
k	literal

$$destination = \begin{cases} \mathbf{W} & , \mathbf{d} = \mathbf{0} \\ \mathbf{f} & , \mathbf{d} = \mathbf{1} \end{cases}$$

#### Arithmetic and Logic — 1

Mnemonic	Operation	Comment	Flags
ADDWF f, d	$\mathtt{d} \leftarrow \mathtt{f} + \mathtt{W}$	Add w to f	C, DC, Z
ADDLW k	$W \leftarrow k + W$	Add k to W	C, DC, Z
SUBWF f, d	$\texttt{d} \leftarrow \texttt{f} - \texttt{W}$	Sub W from f	C, DC, Z
SUBLW k	$W \leftarrow k - W$	Sub W from k	C, DC, Z
INCF f, d	$d \leftarrow f + 1$	Inc f to d	Z
DECF f, d	d ← f - 1	Dec f to d	Z
ANDWF f, d	$d \leftarrow f \text{ and } W$	And w with f	Z
ANDLW k	$W \leftarrow k \text{ and } W$	And k with W	Z

	Operands
£	name / address of register
đ	destination
k	literal

$$destination = \begin{cases} \mathbf{W} & , \mathbf{d} = \mathbf{0} \\ \mathbf{f} & , \mathbf{d} = \mathbf{1} \end{cases}$$

# Arithmetic and Logic — 2

Mnemonic	Operation Comment		Flags
IORWF f, d	$\mathtt{d} \leftarrow \mathtt{f} \ \mathtt{or} \ \mathtt{W}$	OR w with f	Z
IORLW k	$\mathtt{W} \leftarrow \mathtt{k} \ \mathtt{or} \ \mathtt{W}$	OR k with W	Z
XORWF f, d	$d \leftarrow f xor W$	XOR W with f	Z
XORLW k	$W \leftarrow k \text{ xor } W$	XOR W with k	Z
RLF f, d	$d \leftarrow left rotate f,C$		С
RRF f, d	$d \leftarrow right rotate f,C$		С
COMF f, d	d ← #f (not f)	compliment f	С
SWAPF f, d	$\texttt{d} \leftarrow \texttt{f}_{\texttt{L}} \leftrightarrow \texttt{f}_{\texttt{H}}$	nibble swap (nibble = half byte)	_

	Operands
f	name / address of register
đ	destination
k	literal

destination = 
$$\begin{cases} \mathbf{W} & , \mathbf{d} = \mathbf{0} \\ \mathbf{f} & , \mathbf{d} = \mathbf{1} \end{cases}$$

# Control

Mnemonic	Operation	
GOTO a	branch to address	
BTFSC f, b	skip one instruction if f <b> = 0</b>	
BTFSS f, b	skip one instruction if f <b> = 1</b>	
INCFSZ f, d	$d \leftarrow f + 1$ , skip one if result = 0	
DECFSZ f, d	$d \leftarrow f - 1$ , skip one if result = 0	
CALL a	call subroutine in address a	
RETURN	subroutine return	
RETFIE	interrupt return	
RETLW k	return from subroutine with k in W	

	Operands		
f	name / address of register	a	11 bit address
đ	destination	b	bit location
k	literal		

# Other

Mnemonic Operation		Flags
BCF f, b	<b>f</b> < <b>b</b> > ← 0	_
BSF f, b	f <b> ← 1</b>	_
NOP	no operation	_
CLRWDT	WDT ← 0	TO#, PD#
SLEEP	go to low power consumption	TO#, PD#

	Operands
f	name / address of register
b	bit location

# Sample Program Fragments

#### **RAM** Initialization

```
CLRF STATUS
                      : STATUS \leftarrow 0
                      : W \leftarrow 1st address in GPR bank 0
   MOVLW 0x20
                      ; Indirect address register ← W
   MOVWF FSR
Bank0 LP
   CLRF INDF0
                     : address in GPR \leftarrow 0
   INCF FSR
                      ; FSR++ (next GPR address)
   BTFSS FSR, 7 ; skip if (FSR<7> == 1) \Rightarrow FSR = 80h
   GOTO BankO LP : continue
; ** IF DEVICE HAS BANK1 **
                      : W \leftarrow 1st address in GPR bank 1
   MOVIW 0xA0
                      ; Indirect address register ← W
   MOVWF FSR
Bank1 LP
               ; address in GPR \leftarrow 0
   CLRF INDF0
   INCF FSR
                      ; FSR++ (next GPR address)
   BTFSS STATUS, C; skip if (STATUS<0> == 1) \Rightarrow FSR = 00h
   GOTO Bank1 LP ; continue
```

# Sample Program Fragments

Branch to address in new page

```
Prog:
    movlw HIGH Prog10 ; W ← Prog10<15:8>
       ; operator HIGH reads bits <15:8> of pointer
    movwf PCLATH
                           : PCLATH \leftarrow W
                           ; PC<10:0> \leftarrow Prog10<7:0>
    goto Prog10
                           : PC<12:11> \leftarrow PCLATH<4:3>
Prog10:
 Prog10 labels some address in program memory
```


# Sample Program Fragments

#### Computed goto

# Sample Programs Fragments

if-else branch

```
btfss f,b
                         ; skip one instruction if
                         ; bit b in register f = 1
goto Action2
Action1:
: instructions for Action1
goto Action3
Action2:
: instructions for Action2
Action3:
; instructions for Action3
```



# Sample Programs Fragments

#### Static loop

```
; W \leftarrow times
    movlw times
    movwf COUNTER
                            ; COUNTER ← W (times)
Loop:
     ; loop instructions
    decfsz COUNTER, f
                            ; COUNTER--
                              COUNTER = 0 \Rightarrow \text{skip next}
                               instruction
                            ; next iteration
    goto Loop
End:
```

# Sample Programs Fragments

#### Data table in instruction memory

```
; Function call returns data at Table.INDEX
movlw HIGH Table
                             : W \leftarrow Table<15:8>
movwf PCLATH
                             : PCLATH \leftarrow W
movf INDEX, W
                             : W \leftarrow INDEX
call Table
                             : Call to subroutine table
Table:
addwf PCL, f
                             : PCL \leftarrow PCL + W = PCL + INDEX
                             ; computed goto
retlw 'A'
                             ; return with W \leftarrow 'A'
retlw 'B'
retlw 'C'
retlw 'D'
retlw 'E'
```

# PIC MCU and the Outside World

#### **Oscillator**

Generates device clock

Four device clock periods per instruction cycle

#### **Ports**


Data I/O pins

Electrical connections to external circuits

Configured to function as

Digital I/O

Analog inputs to A/D converter



Controls

Device dependent

Power + ground

Interrupt (INT)

External clock

## **Peripheral Modules**

Share data pins with general ports

Timer	Counts clock cycles → interrupt on preset count
A/D	Samples analog level → converts to digital representation
Comparator	Samples 2 analog levels → outputs bit (A1 > A2)
USART	Bit-parallel ↔ bit-serial converter for communications
ССР	Capture/Compare/PWM (Pulse Width Modulation)

# **Configurable Oscillator Modes**

### Quartz crystal time base

Crystal connected between PIC pins OSC1 and OSC2
Vibrates in electric field → piezoelectric resonance in voltage
Modes

LP Low Frequency / Low Power Crystal — 32 kHz to 200 kHz XT Crystal/Resonator — 100 kHz to 4 MHz HS High Speed Crystal/Resonator — 8 MHz to 20 MHz

### Resistor/Capacitor time base

Capacitor discharges through resistor in time =  $2\pi RC$ Oscillator frequency f = 1 / ( $2\pi RC$ )

Modes

EXTRC — External RC connected between PIC pin OSC1 and ground

INTRC — Internal 4 MHz RC

**CLKOUT** 

EXTRC or INTRC with instruction clock (= f/4) output on OSC2

# **Interrupts**

### Interrupt

```
Instruction at current PC executes
```

Instruction at current PC+1 fetched

 $Stack \leftarrow PC+2$ 

PC ← interrupt pointer

On return from interrupt PC ← stack

### **Interrupt sources**

External interrupt pin

Pin RB0 on some PIC devices (separate pin on other devices)

Peripheral modules

General internal interrupt

A/D

Timer

Comparator

**USART** 

**CCP** 

# **Interrupt Control Register**

# **Interrupt Control Register (INTCON)**

GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF
7	6	5	4	3	2	1	0

GIE	Global Interrupt Enable	1 = Enables all un-masked interrupts 0 = Disables all interrupts
PEIE	Peripheral Interrupt Enable	1 = Enables all un-masked peripheral interrupts 0 = Disables all peripheral interrupts
TOIE	Overflow Interrupt Enable	1 = Enables TMR0 overflow interrupt 0 = Disables TMR0 overflow interrupt
INTE	External Interrupt Enable	1 = Enables INT external interrupt 0 = Disables INT external interrupt
RBIE	RB Port Change Interrupt Enable	1 = Enables RB port change interrupt 0 = Disables RB port change interrupt
TOIF	Overflow Interrupt Flag	1 = TMR0 register has overflowed 0 = TMR0 register did not overflow
INTF	External Interrupt Flag	1 = INT external interrupt occurred 0 = INT external interrupt did not occur
RBIF	RB Port Change Interrupt Flag	1 = At least one of RB7:RB4 pins changed state 0 = None of RB7:RB4 pins have changed state

# Peripheral Interrupt Enable (PIE)

## Number of PIE registers device dependent

TMR1IE	TMR1 Overflow
TMR2IE	TMR2 to PR2 Match
CCP1IE	CCP1
CCP2IE	CCP2
SSPIE	Synchronous Serial Port
RCIE	USART Receive
TXIE	USART Transmit
ADIE	A/D Converter
ADCIE	Slope A/D Converter Comparator Trip
OVFIE	Slope A/D TMR Overflow
PSPIE	Parallel Slave Port Read/Write
EEIE	EE Write Complete
LCDIE	LCD
CMIE	Comparator

1 = enable device interrupt

0 = disable device interrupt

# Peripheral Interrupt Register (PIR) — 1

## Number of PIR registers device dependent

TMR1IE	1 = <b>TMR1</b> register overflowed							
	0 = <b>TMR1</b> register did not overflow							
TMR2IE	Same as TMR1IE							
CCP1IE	CCP1 Interrupt Flag bit							
	Capture Mode							
	1 = TMR1 register capture occurred							
	0 = No TMR1 register capture occurred							
	Compare Mode							
	1 = A <b>TMR1</b> register compare match occurred							
	0 = No <b>TMR1</b> register compare match occurred							
	PWM Mode							
	Unused in this mode							
CCP2IE	Same as CCP1IE							
SSPIE	1 = Transmission/reception complete							
	0 = Waiting to transmit/receive							
RCIE	1 = USART receive buffer RCREG full							
	0 = USART receive buffer is empty							

# Peripheral Interrupt Register (PIR) — 2

## Number of PIR registers device dependent


	<u> </u>
TXIE	1 = USART transmit buffer TXREG empty
	0 = USART transmit buffer is full
ADIE	1 = A/D conversion complete
	0 = A/D conversion not complete
ADCIE	1 = A/D conversion complete
	0 = A/D conversion not complete
OVFIE	1 = Slope A/D TMR overflow
	0 = Slope A/D TMR did not overflow
PSPIE	1 = Read or write operation occurred
	0 = Read or write did not occur
EEIE	1 = Data EEPROM write operation complete
	0 = Data EEPROM write operation not complete
LCDIE	1 = LCD interrupt occurred
	0 = LCD interrupt did not occur
CMIE	1 = Comparator input changed
	0 = Comparator input not changed

# **Interrupt Latency**

### On interrupt

- 1. Current instruction execution completes
- 2. Current instruction fetch completes
- 3.  $PC \leftarrow interrupt pointer$

Latency ~ 3 to 4 instruction cycles



# Interrupt Initialization + Enabling

```
PIE1_MASK1 EQU B'01101010'
                                 Interrupt Enable
                                 Register mask (device
                                ; dependent)
                         : Bank0
CLRF STATUS
                          Disable interrupts during
CLRF INTCON
                         ; configuration
CLRF PIR1
                         ; Clear flags
                           Bank1
BSF STATUS, RPO
                         : set PIE1 via W
MOVLW PIE1 MASK1
MOVWF PIE1
BCF STATUS, RP0
                         : Bank0
    INTCON, GIE
                         ; Enable Interrupts
BSF
```

# Macros for Register Save / Restore

```
PUSH_MACRO MACRO

MOVWF W_TEMP

SWAPF STATUS,W

MOVWF STATUS_TEMP

ENDM
```

```
POP_MACRO MACRO
SWAPF STATUS_TEMP,W
MOVWF STATUS
SWAPF W_TEMP,F
SWAPF W_TEMP,W
ENDM
```

```
; Save register contents
; Temporary register ← W
; W ← swap STATUS nibbles
; Temporary register ← STATUS
; End this Macro
```

```
; Restore register contents
; W ← swap STATUS
; STATUS ← W
; W_Temp ← swap W_Temp
; W ← swap W_Temp s
; no affect on STATUS
; End this Macro
```

# Typical Interrupt Service Routine (ISR) — 1

```
org ISR ADDR
                   : store at ISR address
                   ; save context registers W, STATUS
PUSH MACRO
                   ; Bank0
CLRF STATUS
    ; switch implementation in PIC assembly language
BTFSC PIR1, TMR1IF ; skip next if (PIR1<TMR1IF> == 1)
              ; go to Timer1 ISR
GOTO T1 INT
                   ; skip next if (PIR1<ADIF> == 1)
BTFSC PIR1, ADIF
GOTO AD INT
                   ; go to A/D ISR
BTFSC PIR1, LCDIF ; skip next if (PIR1<LCDIF> == 1)
GOTO LCD INT
               ; go to LCD ISR
BTFSC INTCON, RBIF ; skip next if (PIR1<RBIF> == 1)
GOTO PORTB INT ; go to PortB ISR
GOTO INT_ERROR_LP1 ; default ISR
```

# Typical Interrupt Service Routine (ISR) — 2

```
: Timer1 overflow routine
T1 INT
   BCF PIR1, TMR1IF; Clear Timer1 overflow interrupt flag
                    ; Leave ISR
   GOTO END ISR
                    ; Routine when A/D completes
AD INT
   BCF PIR1, ADIF
                    ; Clear A/D interrupt flag
   GOTO END ISR
                    : Leave ISR
                    ; LCD Frame routine
LCD INT
   BCF PIR1, LCDIF; Clear LCD interrupt flag
   GOTO END ISR
                    ; Leave ISR
                    ; PortB change routine
PORTB INT
                    : Leave ISR
END ISR
                    ; Restore registers
   POP MACRO
   RETFIE
                    ; Return and enable interrupts
```

## **Timers**

### Watchdog timer (WDT)

Normal program resets timer before timeout (18 ms)

**Timeout** 

Non-sleep mode — MCU resets

Sleep mode — MCU wakes up → executes instruction following sleep

Configured in **OPTION\_REG** SFR

#### Timer0

Generic programmable 8-bit timer/counter Shares prescaler (divide by  $2^k$ , k = 0,...,8) with **WDT** Configured in **OPTION\_REG** SFR

#### Timer1

Generic programmable 16-bit timer/counter Read / write two 8-bit registers

#### Timer2


Generic programmable 8-bit timer/counter Time base for PWM mode

# Watchdog Timer (WDT)

#### Time base

Internal RC oscillator Timer0 clock source

From TMR0 Clock Source



# OPTION\_REG SFR (File Address 081h)

RBPU	INTEDG	T0CS	TOSE	PSA	PS2	PS1	PS0
7	6	5	4	3	2	1	0

		1 = Weak n	ull-uns a	are disah	oled			
RBPU	Weak Pull-up Enable	1 = Weak pull-ups are disabled 0 = Weak pull-ups are enabled by port latch values						
KBF 0	Weak Full-up Lilable	•	•		, ,	iattii vaiu	les	
		Underline	— active	e = 0 / in	active = 1			
INTEDG	Interrupt Edge Solect	1 = Interru	ot on ris	ing edge	of INT pin			
INTEDG	Interrupt Edge Select	0 = Interruj	ot on fal	ling edge	e of INT pin			
mode			on on T	OCKI pin				
T0CS	TMR0 Clock Source Select	0 = Interna	linstruc	tion cycl	e clock (CLK	OUT)		
mo an	TNADO Courso Edge Coloct	1 = Increment on high-to-low transition on TOCKI pin						
TOSE	TMR0 Source Edge Select	0 = Increment on low-to-high transition on TOCKI pin						
PSA	Draccolor Assignment	1 = Prescaler is assigned to the WDT (watchdog)						
PSA	Prescaler Assignment	0 = Prescaler is assigned to the Timer0 module						
		PS2:PS0	TMR0	WDT	PS2:PS0	TMR0	WDT	
		000	1:2	1:1	100	1:32	1:16	
PS2:PS0	Prescaler Rate Select	001	1:4	1:2	101	1:64	1:32	
	Trescarer nate select	010	1:8	1:4	110	1:128	1:64	
		011	1:16	1:8	111	1:256	1:128	

# Timer0

#### 8-bit timer/counter

Readable / writable at TMRO SFR (File Address 081h)

8-bit software programmable prescaler

Divide input pulse train (slows time scale)


Scale by 1:1, 1:2, 1:4, ..., 1:128

Selectable clock source

External / internal

Interrupt on overflow  $\mathbf{FFh} \rightarrow \mathbf{00h}$ 

Edge select (phase synchronization with external clock)



# **Timer0 Operation**

#### Timer mode

```
TOCS = 0
```

**TMR0++** on every instruction cycle (without prescaler)

Write to **TMR0** register  $\Rightarrow$  no increment for two instruction cycles

#### **Counter mode**

```
TOCS = 1
```

TMR0++ on every rising or falling edge of TOCKI (external clock)

Edge determined by TOSE bit

#### **Prescaler**

Set by PSA control bits

## **TMR0 Interrupt**

Generated on overflow **FFh** → **00h** 

Sets bit TOIF (INTCON<2>)

Timer0 interrupt service routine

Clear TOIF

Re-enable interrupt

## Initialize Timer0 with Internal Clock Source

```
; Clear Timer0 register
  CLRF TMR0
                    ; Disable interrupts and clear TOIF
  CLRF INTCON
                    ; Bank1
  BSF STATUS, RPO
 MOVLW 0xC3
                    ; Disable PortB pull-ups
                    : C3 = 11000011
                      Interrupt on rising edge of RB0
 MOVWF OPTION REG
                    : Timer0 increment from internal clock
                    : Prescale = 1:16.
 BCF STATUS, RPO ; Bank0
TO OVFL WAIT
                           ; poll overflow bit
  BTFSS INTCON, TOIF
  GOTO TO OVFL WAIT
                           ; on timer overflow
```

# Timer1

#### 16-bit timer/counter

TMR1 pair TMR1H:TMR1L

Readable and writable 8-bit registers

Counter **0000h** to **FFFFh** with rollover to **0000h** 

Generate Timer1 interrupt on rollover (if enabled)

#### **Modes**

Synchronous timer

**TMR1++** on every instruction cycle  $(F_{OSC} / 4)$ 

Asynchronous counter

TMR1++ on rising edge of input pin


Synchronous counter

TMR1++ on rising edge of sampled input pin

Synchronized to internal clock T<sub>OSC</sub>

Sample input pin on rising edge of T<sub>osc</sub>


Input must be high / low for at least  $2T_{\rm OSC}$ 



# T1CON SFR

		T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR1ON		
7	6	5	4	3	2	1	0		
T1CKPS1 T1CKPS0	Timer1 Inp Prescale Se			11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value					
T1OSCEN	Timer1 Osc	illator Enabl	e l	1 = Oscillator mode enabled 0 = Oscillator mode disabled					
T1SYNC	Timer1 Exto		1 = Asy 0 = Syn	TMR1CS = 1 (Counter Mode)  1 = Asynchronous Counter Mode  0 = Synchronous Counter Mode  TMR1CS = 0 (Timer Mode)  Ignored					
TMR1CS	Timer1 Clo	ck Source		1 = Counter Mode (count external clock) 0 = Timer Mode (count internal clock F <sub>OSC</sub> / 4)					
TMR1ON	Timer1 On			1 = Enables Timer1 0 = Stops Timer1					

# Timer1 Operation



# **Reading Timer1**

```
; All interrupts disabled
     MOVF TMR1H, W ; W \leftarrow high byte
     MOVWF TMPH : TMPH \leftarrow W
     MOVF TMR1L, W ; W \leftarrow low byte
     MOVWF TMPL : TMPL \leftarrow W
; TMR1L can roll-over between reads of high and low bytes
     MOVF TMR1H, W ; W \leftarrow high byte again
     SUBWF TMPH, W ; Verify high byte
     BTFSC STATUS, Z; bad read (Z = 0 \Rightarrow not equal) \Rightarrow re-do
     GOTO CONTINUE
; New reading \Rightarrow good value.
     MOVF TMR1H, W ; W \leftarrow high byte
     MOVWF TMPH
                 : TMPH \leftarrow W
     MOVF TMR1L, W ; W \leftarrow low byte
     MOVWF TMPL
                 : TMPL \leftarrow W
     ; Re-enable interrupts (if required)
CONTINUE
     ; Continue
```

# Writing Timer1

```
; All interrupts are disabled
                           ; Clear Low byte
    CLRF TMR1L
                           : Prevents rollover to TMR1H
    MOVLW HI BYTE
                           W \leftarrow HI BYTE
    MOVWF TMR1H, F
                           : TMR1H \leftarrow W
    MOVLW LO_BYTE
                           W \leftarrow LO BYTE
    MOVWF TMR1L, F ; TMR1L \leftarrow W
; Re-enable interrupts (if required)
CONTINUE
: Continue
```

# Timer2

#### Readable / writable 8-bit timer


Prescaler

Period register PR2

Readable / writable

TMR2 = PR2  $\Rightarrow$  reset (TMR2  $\leftarrow$  0)

Postscaler



# T2CON SFR

	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
7	6	5	4	3	2	1	0
TOUTPS3:	()	2 Output ale Select	0001 = 3 0010 = 3 0011 = 3	1:1 Postscale 1:2 Postscale 1:3 Postscale 1:4 Postscale	9		
TMR2ON	Timer2	2 On	1 = Timer2 is on 0 = Timer2 is off				

T2CKPS1:0

**Timer2 Clock** 

**Prescale Select** 

00 = Prescaler is 1

01 = Prescaler is 4

1x = Prescaler is 16

## **Ports**

### I/O pins

Electrical connections to external circuits

## Configurable in SFR ADCON1 as

Digital I/O

Analog inputs to A/D converter

### Mid-Range PIC configurations

Minimal — Port A (6 pins) + Port B (8 pins)

Maximal — Port A (6 pins), Port B (8 pins), ..., Port G (8 pins)

## **Special Function Registers**

#### Data

PORTA , ... , PORTG


PORTi<x> = data bit on pin x of port i

#### Direction

TRISA, ..., TRISG

TRISi<x> = 1  $\Rightarrow$  pin x of port i is Input

TRISi<x $> = 0 \Rightarrow$  pin x of port i is Output



# **Port Access**


### **Output**

Set TRISi<x> = 0
Write data bit to PORTi<x>

## **Input**

Set TRISi<x> = 1

Read data bit from PORTi<x>



### **Order of operations**

Read

Reads levels on physical I/O pins (not data register file)

Write

Implemented as read → modify

Causes update of all input data registers from physical I/O pins Program must read all required inputs before any write

## **PORTA**

# 5 general purpose I/O pins

```
RA5 and RA3:RA0
```

Standard electrical behavior

TTL input levels and CMOS output drivers

## Special input

RA4

Schmitt trigger input

Threshold decision converts input to binary (RA4 > threshold)

Open drain output

Permits specialize electrical functions on output

Wired-OR, analog weighting, ...

# **Initializing PORTA**

```
CLRF STATUS ; Bank0
CLRF PORTA ; Initialize PORTA
BSF STATUS, RP0 ; Select Bank1
MOVLW 0xCF ; Initialize data directions
; CFh = 11001111
; = x x Out Out In In In In
MOVWF TRISA ; PORTA<3:0> = inputs
; PORTA<5:4> = outputs
; TRISA<7:6> always read 0
```

## **PORTB**

### 8 general purpose I/O pins

**RB7:RB0** 

Standard electrical behavior
TTL input levels and CMOS output drivers

### Interrupt on change

Input pins RB7:RB4

Inputs compared with previous read of PORTB

OR(compare bits) =  $1 \rightarrow RB$  Port Change Interrupt


Can wake device from SLEEP

Example — wake-up on key press

Clear interrupt

Read or write **PORTB** 

Clear flag bit RBIF




## Ports C to G

#### Ports C to E

8 binary I/O pins

Ri7:Ri0, i = C, D, E

Schmitt trigger on each input pin



#### Ports F and G


Ri7:Ri0, i = F, G

8 binary inputs

Schmitt trigger on each input

8 LCD driver outputs

Direct connection to 7-segment display



## Analog-to-Digital (A/D) Converter Module

### Converts analog input signals

Sample and hold

One of 8 analog inputs (channels)

Conversion to 8-bit binary number

### **Analog reference voltage**

Software selectable

Device supply voltage

Voltage level on V<sub>REF</sub> pin

Can operate in sleep mode

### Three registers

A/D Result Register (ADRES)

A/D Control Register (ADCONO)

A/D Control Register1 (ADCON1)

## **ADCONO SFR**

ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	Resv	ADON
7	6	5	4	3	2	1	0

	A/D Conversion Clock Select					
ADCS1:ADCS0	$00 = f_{OSC}/2$	$10 = f_{OSC}/32$				
	$01 = f_{OSC}/8$	11 = f <sub>RC</sub> (internal A/D RC osc)				
	A	nalog Channel Select				
CHS2:CHS0	000 = channel 0 (AN0)	011 = channel 3 (AN3)				
	001 = channel 1 (AN1)	:				
	010 = channel 2 (AN2)	111 = channel 7 (AN7)				
GO/DONE	A/D Conversion Status					
GO/ DONE	1 = in progress	0 = not in progress				
Reserved	0					
ADON	A/D On					
ADON	1 = activated	0 = deactivated				

# ADCON1 SFR

					PCFG2	PCFG1	PCFG0
7	6	5	4	3	2	1	0

PCFG2:PCFG0	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0
000	Α	Α	Α	Α	Α	Α	Α	Α
001	Α	Α	Α	Α	$V_{REF}$	Α	Α	Α
010	D	D	D	Α	Α	Α	Α	Α
011	D	D	Α	Α	$V_{REF}$	Α	Α	Α
100	D	D	D	D	Α	D	А	Α
101	D	D	D	D	$V_{REF}$	D	Α	Α
11x	D	D	D	D	D	D	D	D

А	Port pin configured for analog input
D	Port pin configured for digital I/O
AN3 = V <sub>REF</sub>	Conversion compares to reference voltage V <sub>REF</sub> = voltage on AN3
AN3 = D	Conversion compares to reference voltage V <sub>REF</sub> = device supply voltage

## Operation of A/D Converter

### **Configure A/D module**

Analog pins + voltage reference + digital I/O in ADCON1

Select A/D input channel (ADCONO)

Select A/D conversion clock (ADCONO)

Activate A/D module (ADCONO)

### **Configure A/D interrupt (optional)**

Clear **ADIF** 

Set ADIE + GIE

#### Start conversion

Set GO/DONE bit (ADCONO)

### Wait for A/D conversion to complete

Poll **GO/DONE** until cleared or wait for A/D interrupt

#### Read result

A/D Result register (ADRES)

### Repeat

## A/D Conversion

```
: Bank1
BSF STATUS, RPO
CLRF ADCON1
                      ; Configure inputs as analog
BSF PIE1, ADIE
                      ; Enable A/D interrupts
BCF STATUS, RPO
                      : Bank0
MOVLW 0xC1
                      : C1h = 11000001
                      ; Internal RC, A/D active, Channel 0
MOVWF ADCONO
                      ; Clear A/D interrupt flag
BCF PIR1, ADIF
   INTCON, PEIE
                      ; Enable peripheral interrupts
BSF
                      ; Enable all interrupts
BSF INTCON, GIE
       ; Wait required sampling time for selected input
BSF ADCONO, GO
                      : ADCON0<2> \leftarrow 1 \Rightarrow Start conversion
       ; On completion ADIF bit \leftarrow 1 and GO/DONE \leftarrow 0
```

## Comparator

### Two analog comparators

Inputs shared with I/O pins

Access via **CMCON** SRF (device-dependent file address)

### **Operation**

Analog input at  $V_{IN}$ + <  $V_{IN}$ -  $\Rightarrow$  output = binary 0


Analog input at  $V_{IN}$ + >  $V_{IN}$ -  $\Rightarrow$  output = binary 1

#### **CMCON SFR**

C2OUT	C1OUT			CIS	CM2	CM1	CM0
7	6	5	4	3	2	1	0


VIN+	+ Output
VIN	- Output

C2OUT C1OUT	Comparator Outputs	$1 = V_{IN} + > V_{IN} - $ $0 = V_{IN} + > V_{IN} - $
CIS CM2:CM0	Comparator Input Switch	See table on following slides




## Comparator Modes — 1

#### CM2:CM0 = 000 Comparators Reset (POR Default Value)




#### CM2:CM0 = 100 Two Independent Comparators

#### CM2:CM0 = 111 Comparators Off




#### CM2:CM0 = 010 Four Inputs Multiplexed to Two Comparators




## Comparator Modes — 2


CM2:CM0 = 011
Two Common Reference Comparators




## CM2:CM0 = 110 Two Common Reference Comparators with Outputs



CM2:CM0 = 101 One Independent Comparator



## CM2:CM0 = 001 Three Inputs Multiplexed to Two Comparators



## **Initialize Comparator**

```
FLAG REG EQU 0x20
                                ; FLAG REG points to address 20h
     CLRF FLAG REG
                                ; flag register \leftarrow 0
     CLRF PORTA
                                : PORTA \leftarrow 0
     ANDLW 0xC0
                                ; Mask comparator bits W<5:0> \leftarrow 0
     IORWF FLAG REG,F
                                ; FLAG REG ← FLAG REG OR W
     MOVLW 0x03
                                ; Init comparator mode
     MOVWF CMCON
                                ; CM<2:0> = 011 (2 common reference)
     BSF STATUS, RPO
                                : Bank1
                                ; Initialize data direction
     MOVLW 0x07
     MOVWF TRISA
                                ; Set RA<2:0> as inputs
                                ; RA<4:3> as outputs
                                ; TRISA<7:5> read 0
                                ; Bank0
     BCF STATUS, RP0
     CALL DELAY 10
                                ; 10ms delay
                                ; Read CMCON (enter read mode)
     MOVF CMCON, F
                                ; Clear pending interrupts
     BCF PIR1, CMIF
     BSF STATUS, RPO
                                : Bank1
     BSF PIE1, CMIE
                                ; Enable comparator interrupts
     BCF STATUS, RPO
                                ; Bank0
                                ; Enable peripheral interrupts
     BSF INTCON, PEIE
     BSF INTCON, GIE
                                ; Global interrupt enable
```

## **USART**

## Universal Synchronous / Asynchronous Receiver / Transmitter

Serial Communications Interface (SCI)

PC serial port / modem

**Transmit** 

Parallel  $\rightarrow$  serial

Data byte as 8 serial bits

Receive

Serial  $\rightarrow$  parallel

Assemble 8 bits as data byte

#### **Modes**

Asynchronous

Full duplex — simultaneous transmit + receive

**Synchronous** 

Half duplex — transmit or receive


Master — synchronize data to internal clock

Slave — synchronize data to external clock

## **USART Transmit Operation**

#### **Data**

Byte  $\rightarrow$  **TXREG**  $\rightarrow$  framing **TSR**  $\rightarrow$  bit **FIFO**  $\rightarrow$  **TX** pin Framing — add start bit / parity bit




## **USART Receive Operation**

#### **Data**

 $\mathbf{RX}\ \mathsf{pin} \to \mathsf{bit}\ \mathbf{FIFO} \to \mathbf{RSR} \to \mathbf{RCREG} \to \mathsf{byte}$  Framing

Identify data between stop bits



## Capture / Compare / PWM (CCP) Module

#### **SFRs**

CCP control register (CPCON)

CCPR High byte / Low byte (CCPRH / CCPRL)

## I/O pin

CPP pin (CPPx) — device-dependent pin configured in TRIS SFR

### **Capture Mode**

Captures 16-bit value of register **TMR1** on **CCPx** event Every falling edge / rising edge / 4th rising edge / 16th rising edge Triggers interrupt

### Compare mode

Compare 16-bit (CCPR == TMR1)


Configurable response on match

 $CCPx \leftarrow 0 / 1$ 

Interrupt with no change on CPPx

## Pulse Width Modulation (PWM) mode

Generates duty cycle waveform on CCPx




# CCPxCON SFR

			DCxB1	I	OCxB0	ССРжм3	CCPxM2	CCPxM1	CCPxM0	
7	6		5		4	3	2	1	0	
DCxB1:DC	PWM Duty Cycle bit1 and bit0			DCx1:DCx0 of 10-bit PWM duty cycle DCx9:DCx2 in CCPRxL						
CCPxM3:0	CCPxM0		CPx Mode lect bits		0100 = 0 0101 = 0 0110 = 0 0111 = 0 1000 = 0 1001 = 0 1011 = 0	Capture mod Capture mod Capture mod Capture mod Compare mod Compare mod Compare mod	e, every falline, every risinge, every 4th ine, every 4th ine, every 16th de, CCP low the de, CCP high	g edge rising edge rising edge to high to low interrupt on		

## Capture Mode

#### **Event**


Input pin CCPx divided by prescaler sampled on rising / falling edge



## Compare Mode


### 16-bit compare


$$(CCPRx == TMR1), x = 1, 2$$



## Pulse Width Modulation (PWM) mode


## **Generates duty cycle waveform**





 $0 \le PR2 \le 255$  $0 \le DC \le 1023$ 

## **Duty Cycle**



#### **Duty Cycle**

$$\frac{T_{ON}}{T_{PWM}} = \frac{DC \times P \times T_{OSC}}{4 \times (PR2 + 1) \times P \times T_{OSC}} = \frac{DC}{4 \times (PR2 + 1)}$$
$$\frac{T_{ON}}{T_{PWM}} \le 1 \Rightarrow DC \le 4 \times (PR2 + 1)$$

### **Controllability**

$$\frac{\Delta T_{ON}}{T_{PWM}} = \frac{P \times T_{OSC}}{4 \times \left(PR2 + 1\right) \times P \times T_{OSC}} = \frac{1}{4 \times \left(PR2 + 1\right)}$$

#### Resolution

$$DC \leq 4 \times \left(PR2 + 1\right) \Longrightarrow 2^r = \frac{T_{ON}}{T_{OSC}} \leq 4 \times \left(PR2 + 1\right) \times P \Longrightarrow r = \frac{log\left(4 \times \left(PR2 + 1\right) \times P\right)}{log\left(2\right)}$$

## **Duty Cycle Example**

### Frequency and duty cycle from given parameters

$$f_{OSC} = 20 \text{ MHz} \Rightarrow T_{OSC} = (20 \text{ MHz})^{-1} = 50 \text{ ns}$$
 $P = 1$ 
 $PR2 = 63 \Rightarrow T_{PWM} = 4 \times 64 \times 50 \text{ ns} = 12.8 \text{ }\mu\text{s}$ 
 $f_{PWM} = (12.8 \text{ }\mu\text{s})^{-1} = 78.125 \text{ kHz}$ 

$$DC = 32 \Rightarrow T_{ON} = 32 \times 50 \text{ ns} = 1.6 \text{ ms}$$

$$\frac{T_{ON}}{T_{PW/M}} = \frac{32}{4 \times 64} = 0.125 = 12.5\%$$

$$\frac{\Delta T_{ON}}{T_{PWM}} = \frac{1}{4 \times 64} = \frac{1}{256} = 0.00390625$$

$$2^{r} = \frac{T_{ON}}{T_{OSC}} \le 4 \times 64 \Rightarrow r = \frac{log(256)}{log(2)} = 8$$

## **PWM Example**

### **Choosing parameters**

#### Internal oscillator

$$f_{OSC}$$
 = 4 MHz  $\Rightarrow$   $T_{OSC}$  = 0.25  $\mu s$ 

### **PWM frequency**

$$T_{PWM} = 1 \text{ ms} = 4 \times (PR2 + 1) \times P \times 0.25 \text{ } \mu \text{s} = (PR2 + 1) \times P \times 1 \text{ } \mu \text{s}$$
  
Require  $(PR2 + 1) \times P = 1000$ 

#### **Preset and PR2**

$$P = 4 \Rightarrow PR2 + 1 = 250 \Rightarrow PR2 = 249 = 0xF9$$
  
 $\Delta T_{ON} = P \times T_{OSC} = 1 \mu s$ 

### Duty cycle = 10%

$$T_{ON} = 0.10 \times 1 \text{ ms} = 100 \ \mu s$$
   
  $DC = 0.10 \times 4 \times (PR2 + 1) = 100 = 0x064 \implies DCH = 0x19 = 25 \qquad DCL = 0$ 

## PWM Example

#### Code

```
List p = 16F873
            include "P16F873.INC"
                                 ; Stop Timer2
Init pwm:
            movlw 0x01
            movwf T2CON
                                 : Prescaler \leftarrow 4
            clrf CCP1CON
                                 ; Reset module CCP1
            clrf TMR2
                                 : Timer2 \leftarrow 0
            movlw .25
                                 ; 10% duty cycle
            movwf CCPR1L
                                 : DC1B9:DC1B2
                                 : Bank 1
            bsf STATUS, RPO
            movlw .249
                                 : Timer2
            movwf PR2
            bcf PIE1, TMR2IE
                                 ; Disable Timer2 interrupt
            bcf PIE1, CCP1IE
                                 ; Disable CCP1 interrupt
            bcf TRISC, 2
                                 ; Pin CCP1 = output
            bcf STATUS, RP0
                                 ; Bank 0
            clrf PIR1
                                 ; Clear interrupt flags
                                 : CCP1 in PWM mode
            movlw 0x0C
            movwf CCP1CON
                                 : DC1B1:DC1B0 \leftarrow 0
            bsf T2CON, TMR2ON
                                 : Start Timer2
            return
            movwf CCPR1L
TON pwm:
                                 ; Call to change
                                 ; Duty cycle
            return
            end
```

## Data EEPROM

### Additional long term data memory

Internal EEPROM

### **Indirect addressing**

Not directly mapped in register file space

Access through SFRs

#### EECON1

Control bits

#### EECON2

Initiates read / write operation

Virtual register — not physically implemented

#### **EEDATA**

8-bit data for read / write

#### **EEADR**

Access address in EEPROM

8-bit address ⇒ 256 EEPROM locations

## **EECON1 SFR**

			EEIF	WRERR	WREN	WR	RD
7	6	5	4	3	2	1	0

EEIF	Write Operation Interrupt Flag	1 = Write operation completed 0 = Write operation not complete / not started
WRERR	Error Flag	1 = Write operation prematurely terminated 0 = Write operation completed
WREN	Write Enable	1 = Allows write cycles 0 = Inhibits write to data EEPROM
WR	Write Control	1 = Initiates write cycle 0 = Write cycle to data EEPROM is complete (cleared by hardware)
RD	Read Control	1 = Initiates read 0 = Does not initiate an EEPROM read (cleared by hardware)

## **EECON2 SFR**

### Not physical register

Read **EECON2**  $\rightarrow$  **0** 

SFR access to EEPROM write hardware

### **Data EEPROM write sequence**

```
EEDATA ← data
```

EEADR ← address\_for\_write

 $W \leftarrow 55h$ 

 $EECON2 \leftarrow W$ 

 $W \leftarrow AAh$ 

 $EECON2 \leftarrow W$ 

 $: EECON2 \leftarrow 55AAh$ 

 $EECON1 < WR > \leftarrow 1$ 

; initiate (write control bit set)

## EEPROM Read / Write / Verify — 1

#### Read

; Bank() BCF STATUS, RP0 : Address in Data EEPROM MOVLW CONFIG ADDR ; Set read address MOVWF EEADR ; Set Bank1 BSF STATUS, RPO BSF EECON1, RD : Initiate EEPROM Read : Set Bank0 BCF STATUS, RP0  $: W \leftarrow EEDATA$ MOVF EEDATA, W Write ; Bank1 BSF STATUS, RPO : Disable INTs BCF INTCON, GIE : Enable write BSF EECON1, WREN MOVLW 55h  $: W \leftarrow 55h$  $: EECON2 \leftarrow W$ MOVWF EECON2  $: W \leftarrow AAh$ MOVLW AAh  $: EECON2 \leftarrow W$ MOVWF EECON2 ; Set WR bit (initiates write) BSF EECON1,WR : Enable INTs BSF INTCON, GIE

## EEPROM Read / Write / Verify — 2

### Verify

```
; Bank0
 BCF STATUS, RPO
 MOVF EEDATA, W
                      ; copy write request data to W
                      : Bank1
 BSF STATUS, RP0
READ
                      : Initiate read
 BSF EECON1, RD
                      : Bank0
 BCF STATUS, RP0
                      ; W \leftarrow write request - read
  SUBWF EEDATA, W
 BTFSS STATUS, Z
                      ; Skip next if (Z == 1)
                      : Handle write error
 GOTO WRITE ERR
```

## PIC Configuration Bits — 1

#### **Determines certain device modes**

Oscillator mode, WDT reset, copy protection

## Sets device state on power-up

Configured during EEPROM programming

Mapped to program memory location 2007h

Not accessible at run time

CP1:CP0	Code Protection	11 = Code protection off 10 = device dependent 01 = device dependent 00 = memory code protected
DP	Data EEPROM Code Protection	1 = Code protection off 0 = Data EEPROM Memory code protected
BODEN	Brown-out Reset Enable	1 = BOR enabled 0 = BOR disabled
PWRTE	Power-up Timer Enable	1 = <u>PWRT</u> disabled 0 = <u>PWRT</u> enabled
MCLRE	MCLR (master clear) Pin Function	1 = Pin function = <u>MCLR</u> 0 = Pin function = digital I/O

# PIC Configuration Bits — 2

WDTE	Watchdog Timer Enable	1 = WDT enabled 0 = WDT disabled
FOSC1:FOSC0	Oscillator Selection For devices with no internal RC	11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator
FOSC2:FOSC0	Oscillator Selection For devices with internal RC	111 = EXTRC oscillator, with CLKOUT 110 = EXTRC oscillator 101 = INTRC oscillator, with CLKOUT 100 = INTRC oscillator 011 = Reserved 010 = HS oscillator 001 = XT oscillator 000 = LP oscillator