-
Notifications
You must be signed in to change notification settings - Fork 231
8357968: RISC-V: Interpreter volatile reference stores with G1 are not sequentially consistent #3678
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
8357968: RISC-V: Interpreter volatile reference stores with G1 are not sequentially consistent #3678
Conversation
|
👋 Welcome back fjiang! A progress list of the required criteria for merging this PR into |
|
@feilongjiang This change now passes all automated pre-integration checks. ℹ️ This project also has non-automated pre-integration requirements. Please see the file CONTRIBUTING.md for details. After integration, the commit message for the final commit will be: You can use pull request commands such as /summary, /contributor and /issue to adjust it as needed. At the time when this comment was updated there had been 6 new commits pushed to the
As there are no conflicts, your changes will automatically be rebased on top of these commits when integrating. If you prefer to avoid this automatic rebasing, please check the documentation for the /integrate command for further details. As you do not have Committer status in this project an existing Committer must agree to sponsor your change. Possible candidates are the reviewers of this PR (@robehn, @RealFYang) but any other Committer may sponsor as well. ➡️ To flag this PR as ready for integration with the above commit message, type |
|
This backport pull request has now been updated with issue from the original commit. |
|
@robehn, would you please take a look? |
robehn
left a comment
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Looks good!
RealFYang
left a comment
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Looks good.
|
|
|
/approval request Fixes the corner case in RISC-V interpreter, manifests as memory model problem. |
|
@feilongjiang |
|
@robehn @RealFYang -- Thanks! |
|
@feilongjiang |
|
/sponsor |
|
Going to push as commit 76e1329.
Your commit was automatically rebased without conflicts. |
|
@RealFYang @feilongjiang Pushed as commit 76e1329. 💡 You may see a message that your pull request was closed with unmerged commits. This can be safely ignored. |
Fixes RISC-V memory ordering problem.
This patch is not clean because JDK-8293290 adds a third temporary register to
store_heap_oop, which is introduced in JDK20.In JDK17,
do_oop_storealso clobbers the samex13as in mailine. The current fix is similar to aarch64 in mainline, but puts the flags inx15instead, to avoid the clobber of the volatile bits.Additional testing:
RefDekkertest now passesProgress
Issue
Reviewers
Reviewing
Using
gitCheckout this PR locally:
$ git fetch https://git.openjdk.org/jdk17u-dev.git pull/3678/head:pull/3678$ git checkout pull/3678Update a local copy of the PR:
$ git checkout pull/3678$ git pull https://git.openjdk.org/jdk17u-dev.git pull/3678/headUsing Skara CLI tools
Checkout this PR locally:
$ git pr checkout 3678View PR using the GUI difftool:
$ git pr show -t 3678Using diff file
Download this PR as a diff file:
https://git.openjdk.org/jdk17u-dev/pull/3678.diff
Using Webrev
Link to Webrev Comment