


THEORETICAL EXERCISE 4

Answer 1



RDVAL = 16 bits
RS1VAL = 16 bits
RS2VAL = 16 bits

Register 16 bits length


c) $2^n = 2$ $n=1 \Rightarrow RD=1 \text{ bit}$ $RS1=1 \text{ bit}$ $RS2=1 \text{ bit}$

Answer 2

Answer 2

a) Add instruction and R-type
16 bit byte addressable

a) Add instruction
b) Because its byte addressable



Answer 3

- a) Branch instruction because B-Type is used and BR is 1.
- b) $Z=0 \Rightarrow PC+4$
 $Z=1 \Rightarrow PC+4 + \text{shift}$
- c) There is no return to the register file, so control signals are not used.

Answer 4

- a) $rwe=1$, $br=0$, $up=0$, $Aluop=0$ $AluInB=1$, $rwd=0$, $rdst=0$
- b) $dmwe = \text{don't care}$
- b) $AluInB=1$, $Aluop=0$, $dmwe=1$, $rdst=0$, $sp=0$, $br=0$
 $rwd = \text{don't care}$ $rwe = \text{don't care}$
- c) $sp=1$ $br=0$

Answer 5

- a) opcode $\rightarrow 000$
- b) opcode $\rightarrow 010$
- c) Its depends on the sw instruction being 1.
- d) $addi=0$
 $sw=0$
 $lw=0$

Emre Kaya
2000006713