Skip to content

Commit 3d84650

Browse files
committed
AMDGPU: Remove unused function
llvm-svn: 274033
1 parent 1d10772 commit 3d84650

File tree

2 files changed

+0
-33
lines changed

2 files changed

+0
-33
lines changed

llvm/lib/Target/AMDGPU/SIInstrInfo.cpp

Lines changed: 0 additions & 27 deletions
Original file line numberDiff line numberDiff line change
@@ -3054,33 +3054,6 @@ unsigned SIInstrInfo::findUsedSGPR(const MachineInstr *MI,
30543054
return SGPRReg;
30553055
}
30563056

3057-
void SIInstrInfo::reserveIndirectRegisters(BitVector &Reserved,
3058-
const MachineFunction &MF) const {
3059-
int End = getIndirectIndexEnd(MF);
3060-
int Begin = getIndirectIndexBegin(MF);
3061-
3062-
if (End == -1)
3063-
return;
3064-
3065-
for (int Index = Begin; Index <= End; ++Index)
3066-
Reserved.set(AMDGPU::VGPR_32RegClass.getRegister(Index));
3067-
3068-
for (int Index = std::max(0, Begin - 1); Index <= End; ++Index)
3069-
Reserved.set(AMDGPU::VReg_64RegClass.getRegister(Index));
3070-
3071-
for (int Index = std::max(0, Begin - 2); Index <= End; ++Index)
3072-
Reserved.set(AMDGPU::VReg_96RegClass.getRegister(Index));
3073-
3074-
for (int Index = std::max(0, Begin - 3); Index <= End; ++Index)
3075-
Reserved.set(AMDGPU::VReg_128RegClass.getRegister(Index));
3076-
3077-
for (int Index = std::max(0, Begin - 7); Index <= End; ++Index)
3078-
Reserved.set(AMDGPU::VReg_256RegClass.getRegister(Index));
3079-
3080-
for (int Index = std::max(0, Begin - 15); Index <= End; ++Index)
3081-
Reserved.set(AMDGPU::VReg_512RegClass.getRegister(Index));
3082-
}
3083-
30843057
MachineOperand *SIInstrInfo::getNamedOperand(MachineInstr &MI,
30853058
unsigned OperandName) const {
30863059
int Idx = AMDGPU::getNamedOperandIdx(MI.getOpcode(), OperandName);

llvm/lib/Target/AMDGPU/SIInstrInfo.h

Lines changed: 0 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -475,12 +475,6 @@ class SIInstrInfo final : public AMDGPUInstrInfo {
475475

476476
const TargetRegisterClass *getIndirectAddrRegClass() const override;
477477

478-
void reserveIndirectRegisters(BitVector &Reserved,
479-
const MachineFunction &MF) const;
480-
481-
void LoadM0(MachineInstr *MoveRel, MachineBasicBlock::iterator I,
482-
unsigned SavReg, unsigned IndexReg) const;
483-
484478
void insertWaitStates(MachineBasicBlock &MBB,MachineBasicBlock::iterator MI,
485479
int Count) const;
486480

0 commit comments

Comments
 (0)