MICRO 2016

Graphicionado

A High-Performance and Energy-Efficient Graph Analytics Accelerator

Tae Jun Ham

Lisa Wu Narayanan Sundaram Nadathur Satish Margaret Martonosi





Slide: http://tiny.cc/graphicionado

Graph Analytics


- A key workload of modern-day computing

Application Domains

Social Networks, Bioinformatics, Healthcare,
 Cybersecurity, Simulation, etc.


Algorithms

- Path Analysis (e.g., BFS, SSSP)
- Centrality Analysis (e.g., PageRank, Betweenness Centrality)
- Recommendation systems (e.g., Collaborative Filtering)
- Community Analysis



Graph Analytics is difficult to code

- Graph Analytics has ...
 - Irregular data access patterns
 - Extremely low computation-to-communication ratio
 - Poor spatial/temporal data locality
 - Difficult-to-extract parallelism
 - Memory-bound performance
- Solution: Software Graph Processing Frameworks
 - Programmers express graph algorithms using a programming abstraction (i.e., vertex program)
 - Frameworks orchestrate data movements for given computation using efficient backend SW



Academia _

Pegasus (ICDM 09) TurboGraph (KDD 13)

Galois (SOSP 13) GraphX (OSDI 14)

Ligra (PPoPP 13) Gunrock (PPoPP 16)

X-Stream (SOSP 13)

Software Frameworks have limitations

= Insufficient tailoring to HW

- Application-oblivious memory system in conventional processors
 - Caches blindly cache all data at a coarse granularity including ...
 - Low temporal locality data
 - Low spatial locality data (i.e., only 4B out of 64B is utilized)

Our measurement shows that SW frameworks consume 2x-27x more memory bandwidth than the optimal communication case

- Expensive data movement in conventional processors
 - o Graph analytics has extremely low computation-to-communication ratio

Most algorithms: < 6% of instructions are used for actual computation; 94% used for data movements; results in huge energy consumption.

Graphicionado Approach


Graphicionado: A high-performance, energy-efficient graph analytics HW accelerator which overcomes the limitations of software frameworks while retaining the programmability benefit of SW frameworks

- Retains Programmability
 - Specialized-while-flexible HW pipeline
- Overcomes Limitation
 - Application-specific memory system
 - Application-specific pipeline design

Presentation Outline

- Why Graphicionado?
- Vertex Programming Abstraction
- Constructing Graphicionado Pipeline from Abstraction
- Optimizing Graphicionado
 - Optimizing Data Movement
 - Scaling On-Chip Memory Usage
 - Parallelization
- Performance/Energy Evaluation
- Conclusions

Graph Data Structure



- Graph consists of vertices & edges
 - Each Vertex has an ID and and a property (or state)
 - Each Edge is defined as a tuple (SRC ID, DST ID, edge property)
- Graph analytics: an iterative computation to calculate the desired vertex property for each vertex

Vertex Programming Abstraction

```
For each active Vertex U
                    For each outgoing edge E(U,V)
                       Res = Process_Edge (E<sub>weight</sub>, U<sub>prop</sub>)
Processing
   Phase
                       V_{\text{temp}} = \text{Reduce} (V_{\text{temp}}, \text{Res})
              4
              5
                    End
              6
                 End
              7 For each Vertex V
   Apply
                                                                                Process Edge
                    V_{prop} = Apply(V_{temp}, V_{prop})
   Phase
                                                                                    Reduce
                 End
              9
                                                                                     Apply
```

- Vertex programming abstraction is commonly used in SW frameworks (e.g., Intel GraphMat, Google Pregel, etc.)
 - o Programmers express graph analytics algorithm with three custom functions
- Graphicionado uses the same abstraction to retain the programmability of SW frameworks

Vertex Programming Abstraction

```
For each active Vertex U
                    For each outgoing edge E(U,V)
Processing
                      Res = E_{weight} + U_{prop} ———— Process_Edge
  Phase
                      V<sub>temp</sub> = min(V<sub>temp</sub>, Res) — Reduce
              4
              5
                    End
              6 End
              7 For each Vertex V
   Apply
                 V_{prop} = min(V_{temp}, V_{prop}) - Apply
  Phase
                End
       V<sub>prop</sub>: minimum distance to V on last iteration
       V<sub>temp</sub>: minimum distance to V on this iteration
      Single Source Shortest Path (SSSP) Example
   Process_Edge: E_{weight} + U_{prop} Reduce: min(V_{temp}, Res) Apply: min(V_{temp}, V_{prop})
```


Vertex Programming Abstraction

```
For each active Vertex U
                    For each outgoing edge E(U,V)
Processing
                       Res = E_{weight} + U_{prop} — Calculate a distance to V through this edge
   Phase
              4
                       V_{temp} = min(V_{temp}, Res) — Update the current minimum distance to V
              5
                    End
              6
                 End
              7 For each Vertex V
   Apply
                                                         Compare the current minimum distance
                   V_{prop} = min(V_{temp}, V_{prop})——
   Phase
                                                          with the value from the last iteration;
                 End
                                                        If it changes its value, add V to the active
                                                             vertex set for the next iteration
       V<sub>prop</sub>: minimum distance to V on last iteration
       V<sub>temp</sub>: minimum distance to V on this iteration
       Single Source Shortest Path (SSSP) Example
```

Process_Edge: $E_{weight} + U_{prop}$ Reduce: $min(V_{temp}, Res)$ Apply: $min(V_{temp}, V_{prop})$

From abstraction to HW

```
1 for (i=0; i<ActiveVertex.size(); i++) {</pre>
     vid = ActiveVertexID[i];
                                                            Read the active (SRC) vertex
     vprop = ActiveVertexProp[i];_
 3
     eptr = PtrToEdgeList[vid];-
                                                                         Traversing edges of the
                                                                           given active vertex
     for (e = Edges[eptr]; e.src == vid; e = Edges[++eptr]) { —
6
       res = Process Edge(e.weight, vprop);-
       temp = TempVertexProp[e.dst];
                                                             Updating the destination vertex
       temp = Reduce(temp, res);
8
                                                        with the programmer supplied computation
       TempVertexProp[e.dst] = temp; -
10
11 } // Apply Phase updates ActiveVertexProp with TempVertexProp
```




From abstraction to HW


```
1 for (i=0; i<ActiveVertex.size(); i++) {</pre>
     vid = ActiveVertexID[i];_
                                                           Sequential (vertex) Memory Access
 3
     vprop = ActiveVertexProp[i];
     eptr = PtrToEdgeList[vid];
                                                           Non-sequential (edge ptr) Memory Access
     for (e = Edges[eptr]; e.src == vid; e = Edges[++eptr]) {
                                                                      Non-sequential and then
     —res = Process Edge(e.weight, vprop);
6
                                                                  Sequential (edge) Memory Access
       temp = TempVertexProp[e.dst];-
7
                                                                      Non-sequential (vertex)
8
      —temp = Reduce(temp, res);
                                                                          Memory Access
 9
       TempVertexProp[e.dst] = temp; -
10
11
        Apply Phase updates ActiveVertexProp with TempVertexProp
                                                                          Custom
                                                                        Computation
    Processing Phase Block Diagram
                                                                  Line 6
       Line 2-3
                            Line 4
                                               Line 5
                                           Read Edges for
     Read Active
                         Read Edge
                                                                                     Sequential Memory
                                                               Process Edge
                                                                                       Access Unit
                                            given SRC
     SRC Property
                           Pointer
                                                                                      Non-Sequential
                                                                                    Memory Access Unit
                                                                                        Custom
                                                                Write Temp.
                         Read Temp.
                                                                                     Computation Unit
                                              Reduce
                                                               DST Property
                         DST Property
                            Line 7
                                                Line 8
                                                                   Line 9
```

From abstraction to HW

```
1 for (i=0; i<ActiveVertex.size(); i++) {</pre>
     vid = ActiveVertexID[i];
     vprop = ActiveVertexProp[i];
 3
     eptr = PtrToEdgeList[vid];
     for (e = Edges[eptr]; e.src == vid; e = Edges[++eptr]) {
6
       res = Process Edge(e.weight, vprop);
       temp = TempVertexProp[e.dst];
                                                      Read-Modify-Write Update
8
       temp = Reduce(temp, res);
                                                      needs to be atomic for the
      TempVertexProp[e.dst] = temp;
                                                    same destination vertex (e.dst)
10
11 } // Apply Phase updates ActiveVertexProp with TempVertexProp
```




Optimizing Data Movement



- Non-sequential access; low-spatial-locality TempVertexProp[e.dst]
 - Only use 4-16B out of 64B off-chip memory access granularity;
 leads to off-chip memory BW waste
- 2. High-temporal locality TempVertexProp[e.dst]
 - Data will be used again for edges with the same destination vertex

Use fine-grained on-chip SPM for data used for these modules


Optimizing Data Movement



- 1. Non-sequential access; low-spatial-locality PtrtoEdgeList[vid] TempVertexProp[e.dst]
 - Only use 4-16B out of 64B off-chip memory access granularity;
 leads to off-chip memory BW waste
- 2. High-temporal locality TempVertexProp[e.dst]
 - Data will be used again for edges with the same destination vertex

Use fine-grained on-chip SPM for data used in these modules

Optimizing Data Movement




- 1. Sequentially accessed; high-spatial locality
- ActiveVertexProp[i]
 Edges[eptr++]

- Has predictable access pattern
- All 64B loaded from the off-chip memory will be used
- 2. Low-temporal locality
 - Each active vertex or an edge is processed only once. This data will not be accessed again for the current iteration.

Use prefetcher; Do not use on-chip SPM for data used for these modules


Scaling On-chip Memory Usage

- Graphicionado utilizes an on-chip storage to avoid wasting off-chip BW
 - Often requires 4-16B on-chip storage per vertex
 - Not enough on-chip storage for 10M+ vertices
- Solution: Partition a graph before the execution; Then, process each subgraph at a time
 - Assign edges to different slices based on their destination vertices




Scaling On-chip Memory Usage

- Graphicionado utilizes an on-chip storage to avoid wasting off-chip BW
 - Often requires 4-16B on-chip storage per vertex
 - Not enough on-chip storage for 10M+ vertices
- Solution: Partition a graph before the execution; Then, process each subgraph at a time
 - Assign edges to different slices based on their destination vertices



Only half of the vertices to be stored in on-chip storage at a time

Parallelizing Graphicionado Pipeline




- o Replicate Pipeline
- Each pipeline stream processes a portion of the active (SRC) vertices
 (e.g., a modulo of the SRCID determines which stream for processing)

Different streams will try to read/write the same memory address (TempVertexProp[]) at the same time on S6 & S8

Design complexity (SPM port count) and performance degradation

Parallelizing Graphicionado Pipeline



Each pipeline stream is separated to two pieces:

SRC access / DST access portion

 N x N switch routes data to the correct DST stream (e.g., a modulo of the DSTID)


Now each unit access an exclusive portion of the scratchpad memory

Reduction in design complexity and improvement in throughput

Presentation Outline


- Why Graphicionado?
- Vertex Programming Abstraction
- Constructing Graphicionado Pipeline from Abstraction
- Optimizing Graphicionado
 - Optimizing Data Movement
 - Scaling On-Chip Memory Usage
 - Parallelization
- Performance/Energy Evaluation
- Conclusions

Overall Graphicionado Performance




- Graphicionado achieves ~3x speedup over state-of-the-art software framework (Intel GraphMat) across different workloads
 - Software framework was run on a 32-core Haswell Xeon server
 - Both system were provisioned the same theoretical peak memory BW (78GB/s)

Graphicionado Energy Consumption



- Graphicionado consumes < 2% of the energy (50x-100x) compared to the software processing framework
 - Most of the energy (70%+) was spent for the eDRAM static energy
 - 20-25x power saving & 2-5x speedup

Effect of Parallelization & Optimization



- The parallelization and optimization of Graphicionado achieves up to 27x speedup over the baseline single-stream pipeline
 - Without effective parallelizations and optimizations, simply using HW does not necessarily bring any benefit

Conclusions

- Software graph processing frameworks has limitations
 - Inefficient on-chip memory (cache) usage
 - Expensive data movement
- Graphicionado: Specialized HW accelerator for graph analytics
 - Efficient use of on-chip memory
 - Specialized pipeline tailored for graph analytics data movement
 - Effective parallelism

~3x speedup and 50x+ energy saving over state-of-the-art software framework

MICRO 2016

Graphicionado

A High-Performance and Energy-Efficient Graph Analytics Accelerator

Tae Jun Ham

Lisa Wu Narayanan Sundaram Nadathur Satish Margaret Martonosi



