Posit Arithmetic Cores generated with FloPoCo
-
Updated
Jun 25, 2024 - VHDL
Posit Arithmetic Cores generated with FloPoCo
Carry Cut-Back Adder (CCBA) - An approximate adder circuit with artificially-built false timing paths
vhdl
This is the VHDL code for a floating point adder
Summary of projects I did in VLSI desing.
ALU is the core of all operations, it elaborate two operands and performs logical and arithmetic operations based on the instruction passed to it by the CU.
Basic VHDL codes. Ask me for more codes and I will publish it in this repository.
Assignment 5, Digital Logic Design Lab, Spring 2021, IIT Bombay
Useful VHDL scripts for hardware description.
A half adder is a digital circuit that performs addition of two binary digits, generating the sum bit and the carry bit.
Progetti di Elettronica Digitale 2021.
Add a description, image, and links to the adder topic page so that developers can more easily learn about it.
To associate your repository with the adder topic, visit your repo's landing page and select "manage topics."