design a ASK modulator using DDS
-
Updated
May 6, 2024 - Verilog
design a ASK modulator using DDS
JH_Advanced Haasoscope
Implementation of Lights Out Game in Logisim and Verilog.
Codes and simulation of circuits pertaining to software Lab for Course CO204 - Design of Digital Systems
Adjustable sinusoidal signal generator based on FPGA
Add a description, image, and links to the dds topic page so that developers can more easily learn about it.
To associate your repository with the dds topic, visit your repo's landing page and select "manage topics."