de1-soc
Here are 12 public repositories matching this topic...
Verilog Implementation of Bresenham Circle Drawing Algorithm
-
Updated
Sep 23, 2022 - Verilog
Implementation of Hopfield network using Verilog
-
Updated
Nov 18, 2019 - Verilog
Individual Contributions to my team's CPEN 391 final project. I developed the video frame capture system for the D8M, created Avalon slaves for hardware-software interfacing and the DCT hardware accelerator
-
Updated
Nov 19, 2022 - Verilog
FPGA Verilog HDL design project (DE1-SoC)
-
Updated
Jan 19, 2018 - Verilog
A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.
-
Updated
Oct 11, 2019 - Verilog
DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobel and so on.
-
Updated
Nov 7, 2020 - Verilog
Improve this page
Add a description, image, and links to the de1-soc topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the de1-soc topic, visit your repo's landing page and select "manage topics."