Determines the modules declared and instantiated in a SystemVerilog file
-
Updated
Sep 23, 2024 - Rust
Determines the modules declared and instantiated in a SystemVerilog file
Add a description, image, and links to the declaration topic page so that developers can more easily learn about it.
To associate your repository with the declaration topic, visit your repo's landing page and select "manage topics."