Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)
-
Updated
Mar 21, 2023 - Tcl
Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)
Easy to use framework for ROS2 FPGA-based hardware acceleration; Supports Pub/Sub communication, Actions and Services and costum ROS Messages
This project provides an insight into the internal verification of a 32-bit single cycle processor that implements the Reduced Instruction Set-V and displayed on seven segment on Basys3 FPGA board. The hardware structures were realized using Verilog Hardware Description Language.
A simple breakout board for the Digilent CMOD A7
This is a 4*4 Array_Multiplier_project using Verilog HDL. This is successfully implemented on FPGA board.
Add a description, image, and links to the fpga-board topic page so that developers can more easily learn about it.
To associate your repository with the fpga-board topic, visit your repo's landing page and select "manage topics."