A template for starting a Verilog project with FuseSoC integration, Icarus simulation, Verilator linting, Yosys usage report, and VS Code syntax highlighting.
-
Updated
Aug 2, 2023 - Makefile
A template for starting a Verilog project with FuseSoC integration, Icarus simulation, Verilator linting, Yosys usage report, and VS Code syntax highlighting.
Sipeed Tang Nano: Fully Opensource Toolchain for FPGA Synthesis, Place & Route, Simulation and Download/Flash.
Add a description, image, and links to the icarus-verilog topic page so that developers can more easily learn about it.
To associate your repository with the icarus-verilog topic, visit your repo's landing page and select "manage topics."