Skip to content
#

interconnect

Star

Here are 2 public repositories matching this topic...

Language: VHDL
Filter by language
All 21 HCL 3 Java 3 SystemVerilog 3 C++ 2 JavaScript 2 VHDL 2 C# 1 Cuda 1 Fortran 1 Python 1

Florin623 / AXI-Lite-Slave-FFT-IP

Star 1

3 stage pipeline implementation of a digital circuit that calculates DIT FFT in 8 points. It is made as an AXI-Lite Slave IP in AMD Vivado. It is successfully implemented in a block design that contains a Microblaze processor as the Master, an AXI Interconnect as the Bridge and the AXI-Lite FFT IP as Slave.

design communication-protocol pipeline digital hardware electronics signal-processing processor master-slave verilog fft vivado intellectual-property c-programming integrated-circuits microblaze axi interconnect microelectronics vitis
  • Updated Apr 13, 2024
  • VHDL

Florin623 / AXI-Lite-Slave-FPU-IP

Star 1

FPU that does all the 4 fundamental arithmetic operations made as an AXI-Lite Slave IP in AMD Vivado. IEEE 754 was used. It can be successfully implemented on an Arty S7-50 FPGA board.

design fpga communication-protocol digital hardware electronics processor master-slave verilog vivado floating-point intellectual-property c-programming integrated-circuits microblaze axi interconnect microelectronics vitis arty-s7
  • Updated Apr 13, 2024
  • VHDL

Improve this page

Add a description, image, and links to the interconnect topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the interconnect topic, visit your repo's landing page and select "manage topics."

Learn more