A simplified MIPS machine simulator using SystemVerilog, developed with three different micro-architectures: single-cycle, multi-cycle and pipelined.
-
Updated
Aug 31, 2020 - SystemVerilog
A simplified MIPS machine simulator using SystemVerilog, developed with three different micro-architectures: single-cycle, multi-cycle and pipelined.
Mips Multi-Cycle, Computer Architecture course, University of Tehran
Mips Single-Cycle, Computer Architecture course, University of Tehran
MIPS multi cycle Verilog Implementation
A System Verilog processor design of a single cycle MIPS architecture
Add a description, image, and links to the mips-architecture topic page so that developers can more easily learn about it.
To associate your repository with the mips-architecture topic, visit your repo's landing page and select "manage topics."