A graphical and educational processor simulator based on the RISC-V instruction set architecture
-
Updated
Apr 28, 2024 - TypeScript
A graphical and educational processor simulator based on the RISC-V instruction set architecture
This is a web-based graphical simulator for a simple 32-bit, single-cycle implementation of RISC-V.
Edison is a RISCV code IDE for simulating and debugging RISCV code. Its written in typescript and uses react for UI. It is made for educational purposes and is not intended to be used in production. It is not fully compliant with RISC-V specification, but it can run some simple programs. Also emulates pipelined CPU with 4 stages.
Add a description, image, and links to the riscv32 topic page so that developers can more easily learn about it.
To associate your repository with the riscv32 topic, visit your repo's landing page and select "manage topics."