Serial Peripheral Interface using Verilog
-
Updated
Jul 10, 2022 - Verilog
#
serial-peripheral-interface
Here are 2 public repositories matching this topic...
Design and implement the following components of the SPI modules using Verilog such that they match the requirements of the development testbench and match the SPI specifications: Master-Slave Self-Checking Testbenches for the Master and Slave
-
Updated
Jan 6, 2022 - Verilog
Improve this page
Add a description, image, and links to the serial-peripheral-interface topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the serial-peripheral-interface topic, visit your repo's landing page and select "manage topics."