All digital lowpas delta-sigma modulator (+digital up-converter) tune to fmax = 9 MHz
-
Updated
Jan 15, 2018 - HTML
All digital lowpas delta-sigma modulator (+digital up-converter) tune to fmax = 9 MHz
Paper soccer implementation by verilog on spartan6
This is a 4 bit AOU (Arithmetic Operator Unit) which was implemented by Spartan 6 FPGA. It can perform all the basic mathematical operations in a single time.
Add a description, image, and links to the spartan6 topic page so that developers can more easily learn about it.
To associate your repository with the spartan6 topic, visit your repo's landing page and select "manage topics."