Accelerated Stencil Computation with Optimized Dataflow Architecture on FPGAs
fpga
hls
accelerator
architecture
vlsi
high-level-synthesis
stencils
vivado-hls
stencil-computations
vitis-hls
-
Updated
Sep 13, 2022 - C++