Toolset to capture, simulate, synthesize and verify graph models
fsm
async
simulation
eda
cad
petri-nets
circuit
formal-verification
logic-synthesis
stg
formal-specification
-
Updated
Oct 25, 2024 - Java