Course related files (lecture notes, assignments, review notes, etc) for SUSTech Computer Science courses
-
Updated
Jul 9, 2024 - VHDL
Course related files (lecture notes, assignments, review notes, etc) for SUSTech Computer Science courses
2023 Fall CS207 Digital Design Course Project with 120/100 (Full Score)
A 5-stage pipeline CPU of RISC-V ISA. Guided by SUSTech CS214 Computer Organization(H)
RISC-V CPU: Single-Cycle Processor for RISC-V ISA Built in Verilog - SUSTech's project of course CS202: Computer Organization in Spring 2024 - Score: 104.5/100
Add a description, image, and links to the sustech topic page so that developers can more easily learn about it.
To associate your repository with the sustech topic, visit your repo's landing page and select "manage topics."