AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made in the signal declaration section of an RTL module, generate liveness properties so that the module would eventually make forward progress.

A synthesizer capable of transforming SVA properties into synthesizable hardware modules in Verilog register-transfer level (RTL).